

Specification for D-PHYSM

Version 2.0 23 November 2015

MIPI Board Adopted 08 March 2016

Further technical changes to this document are expected as work continues in the Phy Working Group.

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

NOTICE OF DISCLAIMER

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI®. The material contained herein is provided on an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence.

All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with the contents of this Document. The use or implementation of the contents of this Document may involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this Document or otherwise.

Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc. c/o IEEE-ISTO 445 Hoes Lane Piscataway, NJ 08854 Attn: Board Secretary

Contents

Figures

Tables

Release History

Introduction

 This specification provides a flexible, low-cost, High-Speed serial interface solution for communication interconnection between components inside a mobile device. Traditionally, these interfaces are CMOS parallel busses at low bit rates with slow edges for EMI reasons. The D-PHY solution enables significant extension of the interface bandwidth for more advanced applications. The D-PHY solution can be realized with very low power consumption.

1.1 Scope

 The scope of this document is to specify the lowest layers of High-Speed source-synchronous interfaces to be applied by MIPI Alliance application or protocol level specifications. This includes the physical interface, electrical interface, low-level timing and the PHY-level protocol. These functional areas taken together are known as D-PHY.

 The D-PHY specification shall always be used in combination with a higher layer MIPI specification that references this specification. Any other use of the D-PHY specification is strictly prohibited, unless 12 approved in advance by the MIPI Board of Directors.

- The following topics are outside the scope of this document:
- **Explicit specification of signals of the clock generator unit.** Of course, the D-PHY specification does implicitly require some minimum performance from the clock signals. Intentionally, only the behavior on the interface pins is constrained. Therefore, the clock generation unit is excluded from this specification, and will be a separate functional unit that provides the required clock signals to the D-PHY in order to meet the specification. This allows all kinds of implementation trade-offs as long as these do not violate this specification. More information can be found in Section [5.](#page-19-0)
- **Test modes, patterns, and configurations.** Obviously testability is very important, but because the items to test are mostly application specific or implementation related, the specification of tests is deferred to either the higher layer specifications or the product specification. Furthermore MIPI D-PHY compliance testing is not included in this specification.
- **Procedure to resolve contention situations.** The D-PHY contains several mechanisms to detect Link contention. However, certain contention situations can only be detected at higher levels and are therefore not included in this specification.

 • **Ensure proper operation of a connection between different Lane Module types.** There are several different Lane Module types to optimally support the different functional requirements of several applications. This means that next to some base-functionality there are optional features which can be included or excluded. This specification only ensures correct operation for a connection between matched Lane Modules types, which means: Modules that support the same features and have complementary functionality. In case the two sides of the Lane are not the same type, and these are supposed to work correctly, it shall be ensured by the manufacturer(s) of the Lane Module(s) that the provided additional functionality does not corrupt operation. This can be easiest accomplished if the additional functionality can be disabled by other means independent of the MIPI D-PHY interface, such that the Lane Modules behave as if they were the same type.

- **ESD protection level of the IO.** The required level will depend on a particular application environment and product type.
- **Exact Bit-Error-Rate (BER) value.** The actual value of the achieved BER depends on the total system integration and the hostility of the environment. Therefore, it is impossible to specify a BER for individual parts of the Link. This specification allows for implementations with a 42 **BER<10⁻¹²**.
- **Specification of the PHY-Protocol Interface.** The D-PHY specification includes a PHY-Protocol Interface (PPI) annex that provides one possible solution for this interface. This annex is limited to the essential signals for normal operation in order to clarify the kind of signals needed at this
- interface. For power reasons this interface will be internal for most applications. Practical implementations may be different without being inconsistent with the D-PHY specification.
- **Implementations.** This specification is intended to restrict the implementation as little as possible. Various sections of this specification use block diagrams or example circuits to illustrate the concept and are not in any way claimed to be the preferred or required implementation. Only the behavior on the D-PHY interface pins is normative.

 D-PHY Specification evolution is primarily driven by the need to achieve higher data rates and better efficiency, while at the same time respecting backward compatibility. In this process the previous version of the specification is taken and modifications are added, without compromising backward compatibility. Each new version of the specification that is derived both preserves all the specification components of the previous version, and adds the new changes. Due to technology evolution, some parameters are changed to optimize for newer technologies.

 It is recommended to always follow the latest version of the D-PHY Specification, irrespective of the targeted data rate. The product data sheet should mention both the targeted D-PHY Specification version and data rates. This will enable the system integrator to make proper decisions to achieve interoperability goals.

 Regulatory compliance methods are not within the scope of this document. It is the responsibility of product manufacturers to ensure that their designs comply with all applicable regulatory requirements.

1.2 Purpose

 The D-PHY specification is used by manufacturers to design products that adhere to MIPI Alliance interface specifications for mobile device such as, but not limited to, camera, display and unified protocol interfaces.

 Implementing this specification reduces the time-to-market and design cost of mobile devices by standardizing the interface between products from different manufacturers. In addition, richer feature sets

requiring high bit rates can be realized by implementing this specification. Finally, adding new features to

mobile devices is simplified due to the extensible nature of the MIPI Alliance Specifications.

Terminology

2.1 Use of Special Terms

 The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the words "shall", "should", "may", and "can" in the development of documentation, as follows:

- The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the Specification and from which no deviation is permitted (*shall* equals *is required to*).
- The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.
- The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.
- 80 The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course 82 of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).
- The word *may* is used to indicate a course of action permissible within the limits of the Specification (*may* equals *is permitted to*).
- The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).
- All sections are normative, unless they are explicitly indicated to be informative.

2.2 Definitions

 Bi-directional: A single Data Lane that supports communication in both the Forward and Reverse directions.

- **DDR Clock:** Half rate clock used for dual-edged data transmission.
- **D-PHY:** The source synchronous PHY defined in this document. D-PHYs communicate on the order of 500 Mbit/s hence the Roman numeral for 500 or "D."
- **Escape Mode:** An optional mode of operation for Data Lanes that allows low bit-rate commands and data to be transferred at very low power.
- **Forward Direction:** The signal direction is defined relative to the direction of the High-Speed DDR clock. Transmission from the side sending the clock to the side receiving the clock is the Forward direction.
- **Lane:** Consists of two complementary Lane Modules communicating via two-line, point-to-point Lane Interconnects. Sometimes Lane is also used to denote interconnect only. A Lane can be used for either Data or Clock signal transmission.
- **Lane Interconnect:** Two-line, point-to-point interconnect used for both differential High-Speed signaling and Low-Power, single-ended signaling.
- **Lane Module:** Module at each side of the Lane for driving and/or receiving signals on the Lane.
- **Line:** An interconnect wire used to connect a driver to a receiver. Two Lines are required to create a Lane Interconnect.
- **Link:** A connection between two devices containing one Clock Lane and at least one Data Lane. A Link consists of at least two PHYs and two Lane Interconnects.
- **Master:** The Master side of a Link is defined as the side that transmits the High-Speed Clock. The Master side transmits data in the Forward direction.

Copyright © 2007-2016 MIPI Alliance, Inc. 3 All rights reserved. **Confidential**

- **PHY:** A functional block that implements the features necessary to communicate over the Lane Interconnect. A PHY consists of one Lane Module configured as a Clock Lane, one or more Lane Modules configured as Data Lanes and a PHY Adapter Layer.
- **PHY Adapter:** A protocol layer that converts symbols from an APPI to the signals used by a specific PHY PPI.
- **PHY Configuration:** A set of Lanes that represent a possible Link. A PHY configuration consists of a 116 minimum of two Lanes, one Clock Lane and one or more Data Lanes.
- **Reverse Direction:** Reverse direction is the opposite of the forward direction. See the description for Forward Direction.
- **Slave:** The Slave side of a Link is defined as the side that does not transmit the High-Speed Clock. The Slave side may transmit data in the Reverse direction.
- **Turnaround:** Reversing the direction of communication on a Data Lane.
- **Unidirectional:** A single Lane that supports communication in the Forward direction only.

2.3 Abbreviations

- e.g. For example (Latin: exempli gratia)
- i.e. That is (Latin: id est)

2.4 Acronyms

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

3 References

D-PHY Overview

 D-PHY describes a source synchronous, high speed, low power, low cost PHY, especially suited for mobile 162 applications. This D-PHY specification has been written primarily for the connection of camera and display applications to a host processor. Nevertheless, it can be applied to many other applications. It is envisioned that the same type of PHY will also be used in a dual-simplex configuration for interconnections in a more generic communication network. Operation and available data-rates for a Link are asymmetrical due to a master-slave relationship between the two sides of the Link. The asymmetrical design significantly reduces the complexity of the Link. Some features like bi-directional, half-duplex operation are optional. Exploiting this feature is attractive for applications that have asymmetrical data traffic requirements and when the cost of separate interconnects for a return channel is too high. While this feature is optional, it avoids mandatory overhead costs for applications that do not have return traffic requirements or want to apply physically distinct return communication channels.

4.1 Summary of PHY Functionality

 The D-PHY provides a synchronous connection between Master and Slave. A practical PHY Configuration consists of a clock signal and one or more data signals. The clock signal is unidirectional, originating at the Master and terminating at the Slave. The data signals can either be unidirectional or bi-directional depending on the selected options. For half-duplex operation, the reverse direction bandwidth is one-fourth of the forward direction bandwidth. Token passing is used to control the communication direction of the Link.

 The Link includes a High-Speed signaling mode for fast-data traffic and a Low-Power signaling mode for control purposes. Optionally, a Low-Power Escape mode can be used for low speed asynchronous data communication. High speed data communication appears in bursts with an arbitrary number of payload data bytes.

 The PHY uses two wires per Data Lane plus two wires for the Clock Lane. This gives four wires for the minimum PHY configuration. In High-Speed mode each Lane is terminated on both sides and driven by a low-swing, differential signal. In Low-Power mode all wires are operated single-ended and non-terminated. For EMI reasons, the drivers for this mode shall be slew-rate controlled and current limited.

 The actual maximum achievable bit rate in High-Speed mode is determined by the performance of transmitter, receiver and interconnect implementations. Therefore, the maximum bit rate is not specified in this document. However, this specification is primarily intended to define a solution for a data rate range of 80 to 1500 Mbps per Lane without deskew calibration, up to 2500 Mbps with deskew calibration, and up to 4500 Mbps with equalization. When the implementation supports a data rate greater than 1500 Mbps, it shall also support deskew capability. When a Phy implementation supports a data rate more than 2500 Mbps, it shall also support equalization, and Spread Spectrum Clocking shall be available. Although PHY Configurations are not limited to this range, practical constraints make it the most suitable range for the intended applications. For a fixed clock frequency, the available data capacity of a PHY Configuration can be increased by using more Data Lanes. Effective data throughput can be reduced by employing burst mode 196 communication. The maximum data rate in Low-Power mode is 10 Mbps.

 The features introduced by this specification (Spread Spectrum Clocking, Transmit Equalization, and Deskew) can be applied to any HS data rate.

4.2 Mandatory Functionality

 All functionality that is specified in this document and which is not explicitly stated in Section [5.5](#page-21-0) shall be implemented for all D-PHY configurations.

5 Architecture

201 This section describes the internal structure of the PHY including its functions at the behavioral level. 202 Furthermore, several possible PHY configurations are given. Each configuration can be considered as a 203 suitable combination from a set of basic modules.

5.1 Lane Modules

204 A PHY configuration contains a Clock Lane Module and one or more Data Lane Modules. Each of these

205 PHY Lane Modules communicates via two Lines to a complementary part at the other side of the Lane

206 Interconnect.

Figure 1 Universal Lane Module Functions

 Each Lane Module consists of one or more differential High-Speed functions utilizing both interconnect wires simultaneously, one or more single-ended Low-Power functions operating on each of the interconnect wires individually, and control & interface logic. An overview of all functions is shown in [Figure 1.](#page-19-2) High- Speed signals have a low voltage swing, e.g. 200 mV, while Low-Power signals have a large swing, e.g. 1.2V. High-Speed functions are used for High-Speed Data transmission. The Low-Power functions are mainly used for Control, but have other, optional, use cases. The I/O functions are controlled by a Lane Control and Interface Logic block. This block interfaces with the Protocol and determines the global operation of the Lane Module.

216 High-Speed functions include a differential transmitter (HS-TX) and a differential receiver (HS-RX).

217 A Lane Module may contain a HS-TX, a HS-RX, or both. A HS-TX and a HS-RX within a single Lane 218 Module are never enabled simultaneously during normal operation. An enabled High-Speed function shall

219 terminate the Lane on its side of the Lane Interconnect as defined in Section [9.1.1](#page-74-1) and Section [9.2.1.](#page-83-1) If a

8 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

- High-Speed function in the Lane Module is not enabled then the function shall be put into a high impedance state.
- Low-Power functions include single-ended transmitters (LP-TX), receivers (LP-RX) and Low-Power
- Contention-Detectors (LP-CD). Low-Power functions are always present in pairs as these are single-ended
- functions operating on each of the two interconnect wires individually.
- Presence of High-Speed and Low-Power functions is correlated. That is, if a Lane Module contains a HS-TX it shall also contain a LP-TX. A similar constraint holds for HS-RX and LP-RX.
- If a Lane Module containing a LP-RX is powered, that LP-RX shall always be active and continuously monitor line levels. A LP-TX shall only be enabled when driving Low-Power states. The LP-CD function is only required for bi-directional operation. If present, the LP-CD function is enabled to detect contention situations while the LP-TX is driving Low-Power states. The LP-CD checks for contention before driving a new state on the line except in ULPS.
- The activities of LP-TX, HS-TX, and HS-RX in a single Lane Module are mutually exclusive, except for some short crossover periods. For detailed specification of the Line side Clock and Data signals, and the HS-TX, HS-RX, LP-TX, LP-RX and LP-CD functions, see Section [9](#page-73-0) and Section [10.](#page-89-0)
- For proper operation, the set of functions in the Lane Modules on both sides of the Lane Interconnect has to
- be matched. This means for each HS and LP transmit or receive function on one side of the Lane
- Interconnect, a complementary HS or LP receive or transmit function must be present on the other side. In
- addition, a Contention Detector is needed in any Lane Module that combines TX and RX functions.

5.2 Master and Slave

 Each Link has a Master and a Slave side. The Master provides the High-Speed DDR Clock signal to the Clock Lane and is the main data source. The Slave receives the clock signal at the Clock Lane and is the main data sink. The main direction of data communication, from source to sink, is denoted as the Forward direction. Data communication in the opposite direction is called Reverse transmission. Only bi-directional Data Lanes can transmit in the Reverse direction. In all cases, the Clock Lane remains in the Forward direction, but bi-directional Data Lane(s) can be turned around, sourcing data from the Slave side.

5.3 High Frequency Clock Generation

 In many cases a PLL Clock Multiplier is needed for the high frequency clock generation at the Master Side. The D-PHY specification uses an architectural model where a separate Clock Multiplier Unit outside the PHY generates the required high frequency clock signals for the PHY. Whether this Clock Multiplier Unit in practice is integrated inside the PHY is left to the implementer.

5.4 Clock Lane, Data Lanes and the PHY-Protocol Interface

- A complete Link contains, beside Lane Modules, a PHY Adapter Layer that ties all Lanes, the Clock Multiplier Unit, and the PHY Protocol Interface together. [Figure 2](#page-21-1) shows a PHY configuration example for a Link with two Data Lanes plus a separate Clock Multiplier Unit. The PHY Adapter Layer, though a component of a PHY, is not within the scope of this specification.
- The logical PHY-Protocol interface (PPI) for each individual Lane includes a set of signals to cover the functionality of that Lane. As shown in [Figure 2,](#page-21-1) Clock signals may be shared for all Lanes. The reference clock and control signals for the Clock Multiplier Unit are not within the scope of this specification.

Figure 2 Two Data Lane PHY Configuration

5.5 Selectable Lane Options

 A PHY configuration consists of one Clock Lane and one or more Data Lanes. All Data Lanes shall support High-Speed transmission and Escape mode in the Forward direction.

- There are two main types of Data Lanes:
- Bi-directional (featuring Turnaround and some Reverse communication functionality)
- Unidirectional (without Turnaround or any kind of Reverse communication functionality)
- Bi-directional Data Lanes shall include one or both of the following Reverse communication options:
- High-Speed Reverse data communication
- Low-Power Reverse Escape mode (including or excluding LPDT)

 All Lanes shall include Escape mode support for ULPS and Triggers in the Forward direction. Other Escape mode functionality is optional; all possible Escape mode features are described in Section [6.6.](#page-38-0) Applications shall define what additional Escape mode functionality is required and, for bi-directional Lanes, shall select Escape mode functionality for each direction individually.

- This results in many options for complete PHY Configurations. The degrees of freedom are:
- 270 Single or Multiple Data Lanes
- 271 Bi-directional and/or Unidirectional Data Lane (per Lane)
- Supported types of Reverse communication (per Lane)
- Functionality supported by Escape mode (for each direction per Lane)
- Data transmission can be with 8-bit raw data (default) or using 8b9b encoded symbol (se[e Annex](#page-126-0) [C\)](#page-126-0)
- [Figure 3](#page-22-0) is a flow graph of the option selection process. Practical configuration examples can be found in Section [5.7.](#page-25-1)

Figure 3 Option Selection Flow Graph

Copyright © 2007-2016 MIPI Alliance, Inc. 11 All rights reserved. **Confidential**

5.6 Lane Module Types

 The required functions in a Lane Module depend on the Lane type and which side of the Lane Interconnect the Lane Module is located. There are three main Lane types: Clock Lane, Unidirectional Data Lane and Bi-directional Data Lane. Several PHY configurations can be constructed with these Lane types. See [Figure](#page-22-0) [3](#page-22-0) for more information on selecting Lane options.

283 [Figure 4](#page-23-1) shows a Universal Lane Module Diagram with a global overview of internal functionality of the 284 CIL function. This Universal Module can be used for all Lane Types. The requirements for the 'Control and 285 Interface Logic' (CIL) function depend on the Lane type and Lane side. Section [6](#page-30-0) and [Annex A](#page-104-0) implicitly

286 specify the contents of the CIL function. The actual realization is left to the implementer.

287

Figure 4 Universal Lane Module Architecture

 Of course, stripped-down versions of the Universal Lane Module that just support the required functionality for a particular Lane type are possible. These stripped-down versions are identified by the acronyms in [Table 1.](#page-24-2) For simplification reasons, any of the four identification characters can be replaced by an X, which means that this can be any of the available options. For example, a CIL-MFEN is therefore a stripped-down CIL function for the Master Side of a Unidirectional Lane with Escape mode functionality only in the Forward direction. A CIL-SRXX is a CIL function for the Slave Side of a Lane with support for Bi-directional High-Speed communication and any allowed subset of Escape mode.

295 Note that a CIL-XFXN implies a unidirectional Link, while either a CIL-XRXX or CIL-XXXY block 296 implies a bidirectional Link. Note that Forward 'Escape' (ULPS) entry for Clock Lanes is different than 297 Escape mode entry for Data Lanes.

Note:

1. "Any" is any combination of one or more functions.

2. Only valid for Data Lanes, means "F" or "R".

 The recommend PHY Protocol Interface contains Data-in and Data-out in byte format, Input and/or output Clock signals and Control signals. Control signals include requests, handshakes, test settings, and initialization. A proposal for a logical internal interface is described in [Annex A.](#page-104-0) Although not a requirement it may be very useful to use the proposed PPI. For external use on IC's an implementation may multiplex many signals on the same pins. However, for power efficiency reasons, the PPI is normally within an IC.

5.6.1 Unidirectional Data Lane

305 For a Unidirectional Data Lane the Master Module shall contain at least a HS-TX, a LP-TX, and a CIL-306 MFXN function. The Slave side shall contain at least a HS-RX, a LP-RX and a CIL-SFXN.

5.6.2 Bi-directional Data Lanes

307 A bi-directional Data Lane Module includes some form of reverse communication; either High-Speed 308 Reverse Communication, Reverse Escape mode, or both. The functions required depend on what methods 309 of Reverse communication are included in the Lane Module.

5.6.2.1 Bi-directional Data Lane without High-Speed Reverse Communication

310 A bi-directional Data Lane Module without High-Speed Reverse Communication shall include a Reverse

311 Escape mode. The Master-side Lane Module includes a HS-TX, LP-TX, LP-RX, LP-CD, and CIL-MFXY.

312 The Slave-side consists of a HS-RX, LP-RX, LP-TX, LP-CD and a CIL-SFXY.

5.6.2.2 Bi-directional Data Lane with High-Speed Reverse Communication

- 313 A bi-directional Data Lane Module with High-Speed Reverse Communication shall include a Reverse
- 314 Escape mode. The Master-side Lane Module includes a HS-TX, HS-RX, LP-TX, LP-RX, LP-CD, and CIL-
- 315 MRXX. The Slave-side consists of a HS-RX, HS-TX, LP-RX, LP-TX, LP-CD and a CIL-SRXX.
- 316 This type of Lane Module may seem suitable for both Master and Slave side but because of the asymmetry
- 317 of the Link one side shall be configured as Master and the other side as Slave.

5.6.3 Clock Lane

 For the Clock Lane, only a limited set of line states is used. However, for Clock Transmission and Low- Power mode the same TX and RX functions are required as for Unidirectional Data Lanes. A Clock Lane Module for the Master Side therefore contains a HS-TX, LP-TX, and a CIL-MCNN function, while the Slave Side Module includes a HS-RX, a LP-RX and a CIL-SCNN function.

 Note that the required functionality for a Clock Lane is similar, but not identical, to a Unidirectional Data Lane. The High-Speed DDR clock is transmitted in quadrature phase with Data signals instead of in-phase. In addition, the Clock Lane Escape mode entry is different than that used for Data Lanes. Furthermore, since a Clock Lane only supports ULPS, an Escape mode entry code is not required.

 The internal clock signals with the appropriate phases are generated outside the PHY and delivered to the individual Lanes. The realization of the Clock generation unit is outside the scope of this specification. The quality of the internal clock signals shall be sufficient to meet the timing requirement for the signals as specified in Section [10.](#page-89-0)

5.7 Configurations

- 330 This section outlines several common PHY configurations but should not be considered an exhaustive list
- 331 of all possible arrangements. Any other configuration that does not violate the requirements of this 332 document is also allowed.
- 333 In order to create an abstraction level, the Lane Modules are represented in this section by Lane Module 334 Symbols. [Figure 5](#page-25-2) shows the syntax and meaning of symbols.

Figure 5 Lane Symbol Macros and Symbols Legend

340

 For multiple Data Lanes a large variety of configurations is possible. [Figure 6](#page-26-0) shows an overview of symbolic representations for different Lane types. The acronyms mentioned for each Lane type represent the functionality of each module in a short way. This also sets the requirements for the CIL function inside each Module.

Figure 6 All Possible Data Lane Types and a Basic Unidirectional Clock Lane

5.7.1 Unidirectional Configurations

 All unidirectional configurations are constructed with a Clock Lane and one or more Unidirectional Data Lanes. Two basic configurations can be distinguished: Single Data Lane and Multiple Data Lanes. For completeness a Dual-Simplex configuration is also shown. At the PHY level there is no difference between a Dual-Simplex configuration and two independent unidirectional configurations.

5.7.1.1 PHY Configuration with a Single Data Lane

345 This configuration includes one Clock Lane and one Unidirectional Data Lane from Master to Slave. 346 Communication is therefore only possible in the Forward direction. [Figure 7](#page-27-1) shows an example 347 configuration without LPDT. This configuration requires four interconnect signal wires.

348

Figure 7 Unidirectional Single Data Lane Configuration

5.7.1.2 PHY Configuration with Multiple Data Lanes

 This configuration includes one Clock Lane and multiple Unidirectional Data Lanes from Master to Slave. Bandwidth is extended, but communication is only possible in the Forward direction. The PHY specification does not require all Data Lanes to be active simultaneously. In fact, the Protocol layer controls all Data Lanes individually. [Figure 8](#page-27-2) shows an example of this configuration for three Data Lanes. If N is the number of Data Lanes, this configuration requires 2*(N+1) interconnect wires.

354

Figure 8 Unidirectional Multiple Data Lane Configuration without LPDT

5.7.1.3 Dual-Simplex (Two Directions with Unidirectional Lanes)

355 This case is the same as two independent (dual), unidirectional (simplex) Links: one for each direction. 356 Each direction has its own Clock Lane and may contain either a single, or multiple, Data Lanes. Please note 357 that the Master and Slave side for the two different directions are opposite. The PHY configuration for each

16 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

358 direction shall comply with the D-PHY specifications. As both directions are conceptually independent, the 359 bit rates for each direction do not have to match. However, for practical implementations, it is attractive to 360 match rates and share some internal signals as long as both Links fulfill all specifications externally. [Figure](#page-28-1)

361 [9](#page-28-1) shows an example of this dual PHY configuration.

362

Figure 9 Two Directions Using Two Independent Unidirectional PHYs without LPDT

5.7.2 Bi-Directional Half-Duplex Configurations

 Bi-directional configurations consist of a Clock Lane and one or more bi-directional Data Lanes. Half- duplex operation enables bi-directional traffic across shared interconnect wires. This configuration saves wires compared to the Dual-Simplex configuration. However, time on the Link is shared between Forward and Reverse traffic and Link Turnaround. The High-Speed bit rate in the Reverse direction is, by definition, one-fourth of the bit rate in the Forward direction. LPDT can have similar rates in the Forward and Reverse directions. This configuration is especially useful for cases with asymmetrical data traffic.

5.7.2.1 PHY Configurations with a Single Data Lane

 This configuration includes one Clock Lane and one of any kind of bi-directional Data Lane. This allows time-multiplexed data traffic in both Forward and Reverse directions. [Figure 10](#page-28-2) shows this configuration with a Data Lane that supports both High-Speed and Escape (without LPDT) communication in both directions. Other possibilities are that only one type of reverse communication is supported or LPDT is also included in one or both directions. All these configurations require four interconnect wires.

Figure 10 Bidirectional Single Data Lane Configuration

5.7.2.2 PHY Configurations with Multiple Data Lanes

 This configuration includes one Clock Lane and multiple bi-directional Data Lanes. Communication is possible in both the Forward and Reverse direction for each individual Lane. The maximum available bandwidth scales with the number of Lanes for each direction. The PHY specification does not require all Data Lanes to be active simultaneously or even to be operating in the same direction. In fact, the Protocol layer controls all Data Lanes individually. [Figure 11](#page-29-1) shows an example configuration with two Data Lanes. If N is the number of Data Lanes, this configuration requires 2*(N+1) interconnect wires.

381

Figure 11 Bi-directional Multiple Data Lane Configuration

5.7.3 Mixed Data Lane Configurations

382 Instead of using only one Data Lane type, PHY configurations may combine different unidirectional and bi-383 directional Data Lane types. [Figure 12](#page-29-2) shows an example configuration with one bi-directional and one

384 unidirectional Data Lane, both without LPDT.

Figure 12 Mixed Type Multiple Data Lane Configuration

Global Operation

 This section specifies operation of the D-PHY including signaling types, communication mechanisms, operating modes and coding schemes. Detailed specifications of the required electrical functions can be found in Section [9.](#page-73-0)

6.1 Transmission Data Structure

 During High-Speed, or Low-Power, transmission, the Link transports payload data provided by the protocol layer to the other side of the Link. This section specifies the restrictions for the transmitted and received payload data.

6.1.1 Data Units

 The minimum payload data unit shall be one byte. Data provided to a TX and taken from a RX on any Lane shall be an integer number of bytes. This restriction holds for both High-Speed and Low-Power data transmission in any direction.

6.1.2 Bit order, Serialization, and De-Serialization

 For serial transmission, the data shall be serialized in the transmitting PHY and de-serialized in the receiving PHY. The PHY assumes no particular meaning, value or order of incoming and outgoing data.

6.1.3 Encoding and Decoding

 Line coding is not required by this specification. However, if line coding is used, it shall be implemented according t[o Annex C.](#page-126-0)

6.1.4 Data Buffering

 Data transmission takes place on protocol request. As soon as communication starts, the protocol layer at the transmit side shall provide valid data as long as it does not stop its transmission request. For Lanes that use line coding, control symbols can also be inserted into the transmission. The protocol on the receive side shall take the data as soon as delivered by the receiving PHY. The signaling concept, and therefore the PHY protocol handshake, does not allow data throttling. Any data buffering for this purpose shall be inside the protocol layer.

6.2 Lane States and Line Levels

 Transmitter functions determine the Lane state by driving certain Line levels. During normal operation either a HS-TX or a LP-TX is driving a Lane. A HS-TX always drives the Lane differentially. The two LP- TX's drive the two Lines of a Lane independently and single-ended. This results in two possible High- Speed Lane states and four possible Low-Power Lane states. The High-Speed Lane states are Differential-0 and Differential-1. The interpretation of Low-Power Lane states depends on the mode of operation. The LP-Receivers shall always interpret both High-Speed differential states as LP-00.

411

Figure 13 Line Levels

 The Stop state has a very exclusive and central function. If the Line levels show a Stop state for the minimum required time, the PHY state machine shall return to the Stop state regardless of the previous state. This can be in RX or TX mode depending on the most recent operating direction. [Table 2](#page-31-2) lists all the states that can appear on a Lane during normal operation. Detailed specifications of electrical levels can be found in Section [9.](#page-73-0)

 All LP state periods shall be at least T_{LPX} in duration. State transitions shall be smooth and exclude glitch effects. A clock signal can be reconstructed by exclusive-ORing the Dp and Dn Lines. Ideally, the 419 reconstructed clock has a duration of at least $2*T_{LPX}$, but may have a duty cycle other than 50% due to signal slope and trip levels effects.

421 **Table 2 Lane State Descriptions**

Note:

1. During High-Speed transmission the Low-Power Receivers observe LP-00 on the Lines.

2. If LP-11 occurs during Escape mode the Lane returns to Stop state (Control Mode LP-11).

6.3 Operating Modes: Control, High-Speed, and Escape

 During normal operation a Data Lane will be either in Control or High-Speed mode. High-Speed Data transmission happens in bursts and starts from and ends at a Stop state (LP-11), which is by definition in Control mode. The Lane is only in High-Speed mode during Data bursts. The sequence to enter High-Speed mode is: LP-11, LP-01, LP-00 at which point the Data Lane remains in High-Speed mode until a LP-11 is received. The Escape mode can only be entered via a request within Control mode. The Data Lane shall always exit Escape mode and return to Control mode after detection of a Stop state. If not in High-Speed or Escape mode the Data Lane shall stay in Control mode. For Data Lanes and for Clock Lanes the Stop state 429 serves as general standby state and may last for any period of time $>\rm T_{LPX}$. Possible events starting from the Stop state are High-Speed Data Transmission request (LP-11, LP-01, LP-00), Escape mode request (LP-11, LP-10, LP-00, LP-01, LP-00) or Turnaround request (LP-11, LP-10, LP-00, LP-10, LP-00).

6.4 High-Speed Data Transmission

432 High-Speed Data Transmission occurs in bursts. To aid receiver synchronization, data bursts shall be 433 extended on the transmitter side with a leader and trailer sequence and shall be eliminated on the receiver 434 side. These leader and trailer sequences can therefore only be observed on the transmission lines.

435 Transmission starts from, and ends with, a Stop state. During the intermediate time between bursts a Data 436 Lane shall remain in the Stop state, unless a Turnaround or Escape request is presented on the Lane. During 437 a HS Data Burst the Clock Lane shall be in High-Speed mode, providing a DDR Clock to the Slave side.

6.4.1 Burst Payload Data

 The payload data of a burst shall always represent an integer number of payload data bytes with a minimum length of one byte. Note that for short bursts the Start and End overhead consumes much more time than the actual transfer of the payload data. There is no maximum number of bytes implied by the PHY. However, in the PHY there is no autonomous way of error recovery during a HS data burst and the practical BER will not be zero. Therefore, it is important to consider for every individual protocol what the best choice is for maximum burst length.

6.4.2 Start-of-Transmission

444 After a Transmit request, a Data Lane leaves the Stop state and prepares for High-Speed mode by means of 445 a Start-of-Transmission (SoT) procedure[. Table 3](#page-32-3) describes the sequence of events on TX and RX side.

6.4.3 End-of-Transmission

447 At the end of a Data Burst, a Data Lane leaves High-Speed Transmission mode and enters the Stop state by

448 means of an End-of-Transmission (EoT) procedure. [Table 4](#page-33-3) shows a possible sequence of events during the 449 EoT procedure. Note, EoT processing may be handled by the protocol or by the D-PHY.

6.4.4 HS Data Transmission Burst

 [Figure 14](#page-33-2) shows the sequence of events during the transmission of a Data Burst. Transmission can be started and ended independently for any Lane by the protocol. However, for most applications the Lanes will start synchronously but may end at different times due to an unequal amount of transmitted bytes per Lane. The handshake with the protocol-layer is described i[n Annex A.](#page-104-0)

455

Note: Horizontally aligned states
occur simultaneously. example of the state of the

Figure 15 TX and RX State Machines for High-Speed Data Transmission

State	Line Condition/State	Exit State	Exit Conditions
TX-Stop	Transmit LP-11	TX-HS-Rqst	On request of Protocol for High-Speed Transmission
TX-HS-Rqst	Transmit LP-01	TX-HS-Prpr	End of timed interval T_{LPX}
TX-HS-Prpr	Transmit LP-00	TX-HS-Go	End of timed interval T _{HS-PREPARE}
TX-HS-Go	Transmit HS-0	TX-HS-Sync	End of timed interval T _{HS-ZERO}
TX-HS-Sync	Transmit sequence HS-00011101	$TX-HS-0$	After Sync sequence if first payload data bit is 0
		$TX-HS-1$	After Sync sequence if first payload data bit is 1
TX-HS-0	Transmit HS-0	TX -HS-0	Send another HS-0 bit after a HS-0 bit
		$TX-HS-1$	Send a HS-1 bit after a HS-0 bit
		Trail-HS-1	Last payload bit is HS-0, trailer sequence is HS-1
TX-HS-1	Transmit HS-1	TX -HS-0	Send a HS-1 bit after a HS-0 bit
		$TX-HS-1$	Send another HS-1 bit after a HS-1
		Trail-HS-0	Last payload bit is HS-1, trailer sequence is HS-0
Trail-HS-0	Transmit HS-0	TX-Stop	End of timed interval T _{HS-TRAIL}
Trail-HS-1	Transmit HS-1	TX-Stop	End of timed interval THS-TRAIL
RX-Stop	Receive LP-11	RX-HS-Rqst	Line transition to LP-01
RX-HS-Rqst	Receive LP-01	RX-HS-Prpr	Line transition to LP-00

458 **Table 5 High-Speed Data Transmission State Machine Description**

Note:

Stop states (TX-Stop, RX-Stop) have multiple valid exit states.

6.5 Bi-directional Data Lane Turnaround

 The transmission direction of a bi-directional Data Lane can be swapped by means of a Link Turnaround procedure. This procedure enables information transfer in the opposite direction of the current direction. The procedure is the same for either a change from Forward-to-Reverse direction or Reverse-to-Forward direction. Notice that Master and Slave side shall not be changed by Turnaround. Link Turnaround shall be handled completely in Control mode[. Table 6](#page-35-1) lists the sequence of events during Turnaround.

464 **Table 6 Link Turnaround Sequence**

465 [Figure 16](#page-36-0) shows the Turnaround procedure graphically.

Figure 16 Turnaround Procedure

467 The Low-Power clock timing for both sides of the Link does not have to be the same, but may differ. 468 However, the ratio between the Low-Power State Periods, TLPX, is constrained to ensure proper Turnaround 469 behavior. See [Table 14](#page-49-0) for the ratio of $T_{LPX(MASTER)}$ to $T_{LPX(SLAVE)}$.

470 The Turnaround procedure can be interrupted if the Lane is not yet driven into TX-LP-Yield by means of 471 driving a Stop state. Driving the Stop state shall abort the Turnaround procedure and return the Lane to the

472 Stop state. The PHY shall ensure against interruption of the procedure after the end of TX-TA-Rqst, RX-473 TA-Rqst, or TX-TA-GO. Once the PHY drives TX-LP-Yield, it shall not abort the Turnaround procedure.

474 The Protocol may take appropriate action if it determines an error has occurred because the Turnaround 475 procedure did not complete within a certain time. See Section [7.3.5](#page-63-0) for more details. [Figure 17](#page-37-0) shows the

476 Turnaround state machine that is described in [Table 7.](#page-37-1)

Note: Horizontally aligned states **occur simultaneously.** 477

Figure 17 Turnaround State Machine

478 **Table 7 Turnaround State Machine Description**

Note:

During RX-TA-Look, the protocol may cause the PHY to transition to TX-Stop.

During High-Speed data transmission, Stop states (TX-Stop, RX-Stop) have multiple valid exit states.

6.6 Escape Mode

 Escape mode is a special mode of operation for Data Lanes using Low-Power states. With this mode some additional functionality becomes available. Escape mode operation shall be supported in the Forward direction and is optional in the Reverse direction. If supported, Escape mode does not have to include all available features.

 A Data Lane shall enter Escape mode via an Escape mode Entry procedure (LP-11, LP-10, LP-00, LP-01, LP-00). As soon as the final Bridge state (LP-00) is observed on the Lines the Lane shall enter Escape mode in Space state (LP-00). If an LP-11 is detected at any time before the final Bridge state (LP-00), the Escape mode Entry procedure shall be aborted and the receive side shall wait for, or return to, the Stop state.

 For Data Lanes, once Escape mode is entered, the transmitter shall send an 8-bit entry command to indicate the requested action. [Table 8](#page-39-0) lists all currently available Escape mode commands and actions. All unassigned commands are reserved for future expansion.

 The Stop state shall be used to exit Escape mode and cannot occur during Escape mode operation because of the Spaced-One-Hot encoding. Stop state immediately returns the Lane to Control mode. If the entry command doesn't match a supported command, that particular Escape mode action shall be ignored and the receive side waits until the transmit side returns to the Stop state.

The PHY in Escape mode shall apply Spaced-One-Hot bit encoding for asynchronous communication.

Therefore, operation of a Data Lane in this mode does not depend on the Clock Lane. The complete Escape

mode action for a Trigger-Reset command is shown in [Figure 18.](#page-38-0)

Figure 18 Trigger-Reset Command in Escape Mode

 Spaced-One-Hot coding means that each Mark state is interleaved with a Space state. Each symbol consists therefore of two parts: a One-Hot phase (Mark-0 or Mark-1) and a Space phase. The TX shall send Mark-0 followed by a Space to transmit a 'zero-bit' and it shall send a Mark-1 followed by a Space to transmit a 'one-bit'. A Mark that is not followed by a Space does not represent a bit. The last phase before exiting Escape mode with a Stop state shall be a Mark-1 state that is not part of the communicated bits, as it is not followed by a Space state. The Clock can be derived from the two Line signals, Dp and Dn, by means of an 505 exclusive-OR function. The length of each individual LP state period shall be at least T_{LPX,MIN}.

506 **Table 8 Escape Entry Codes**

6.6.1 Remote Triggers

 Trigger signaling is the mechanism to send a flag to the protocol at the receiving side, on request of the protocol on the transmitting side. This can be either in the Forward or Reverse direction depending on the direction of operation and available Escape mode functionality. Trigger signaling requires Escape mode capability and at least one matching Trigger Escape Entry Command on both sides of the interface.

 [Figure 18](#page-38-0) shows an example of an Escape mode Reset-Trigger action. The Lane enters Escape mode via the Escape mode Entry procedure. If the Entry Command Pattern matches the Reset-Trigger Command a Trigger is flagged to the protocol at the receive side via the logical PPI. Any bit received after a Trigger Command but before the Lines go to Stop state shall be ignored. Therefore, dummy bytes can be concatenated in order to provide Clock information to the receive side.

516 Note that Trigger signaling including Reset-Trigger is a generic messaging system. The Trigger commands 517 do not impact the behavior of the PHY itself. Therefore, Triggers can be used for any purpose by the 518 Protocol layer.

6.6.2 Low-Power Data Transmission

519 If the Escape mode Entry procedure is followed-up by the Entry Command for Low-Power Data 520 Transmission (LPDT), Data can be communicated by the protocol at low speed, while the Lane remains in 521 Low-Power mode.

 Data shall be encoded on the lines with the same Spaced-One-Hot code as used for the Entry Commands. The data is self-clocked by the applied bit encoding and does not rely on the Clock Lane. The Lane can pause while using LPDT by maintaining a Space state on the Lines. A Stop state on the Lines stops LPDT, exits Escape mode, and switches the Lane to Control mode. The last phase before Stop state shall be a Mark-1 state, which does not represent a data-bit. [Figure 19](#page-40-0) shows a two-byte transmission with a pause period between the two bytes.

528

Figure 19 Two Data Byte Low-Power Data Transmission Example

529 Using LPDT, a Low-Power (Bit) Clock signal (f_{MOMENTARY} < 20MHz) provided to the transmit side is used 530 to transmit data. Data reception is self-timed by the bit encoding. Therefore, a variable clock rate can be 531 allowed. At the end of LPDT the Lane shall return to the Stop state.

6.6.3 Ultra-Low Power State

 If the Ultra-Low Power State Entry Command is sent after an Escape mode Entry command, the Lane shall enter the Ultra-Low Power State (ULPS). This command shall be flagged to the receive side Protocol. During this state, the Lines are in the Space state (LP-00). Ultra-Low Power State is exited by means of a 535 Mark-1 state with a length T_{WAKEUP} followed by a Stop state. [Annex A](#page-104-0) describes an example of an exit procedure and a procedure to control the length of time spent in the Mark-1 state.

6.6.4 Escape Mode State Machine

537 The state machine for Escape mode operation is shown in [Figure 20](#page-41-0) and described i[n Table 9.](#page-41-1)

Note: Horizontally aligned states occur simultaneously. ⁵³⁸

Figure 20 Escape Mode State Machine

539 **Table 9 Escape Mode State Machine Description**

30 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

Note:

During High-Speed data transmission, Stop states (TX-Stop, RX-Stop) have multiple valid exit states.

6.7 High-Speed Clock Transmission

 In High-Speed mode the Clock Lane provides a low-swing, differential DDR (half-rate) clock signal from Master to Slave for High-Speed Data Transmission. The Clock signal shall have quadrature-phase with respect to a toggling bit sequence on a Data Lane in the Forward direction and a rising edge in the center of $\frac{1}{543}$ the first transmitted bit of a burst. Details of the Data-Clock relationship and timing specifications can be found in Section [10.](#page-89-0)

 A Clock Lane is similar to a Unidirectional Data Lane. However, there are some timing differences and a Clock Lane transmits a High-Speed DDR clock signal instead of data bits. Furthermore, the Low-Power mode functionality is defined differently for a Clock Lane than a Data Lane. A Clock Lane shall be unidirectional and shall not include regular Escape mode functionality. Only ULPS shall be supported via a 549 special entry sequence using the LP-Rqst state. High-Speed Clock Transmission shall start from, and exit to, a Stop state.

551 The Clock Lane module is controlled by the Protocol via the Clock Lane PPI. The Protocol shall only stop 552 the Clock Lane when there are no High-Speed transmissions active in any Data Lane.

553 The High-Speed Data Transmission start-up time of a Data Lane is extended if the Clock Lane is in Low-554 Power mode. In that case the Clock Lane shall first return to High-Speed operation before the Transmit 555 Request can be handled.

- 556 The High-Speed Clock signal shall continue running for a period TCLK-POST after the last Data Lane switches
- 557 to Low-Power mode and ends with a HS-0 state. The procedure for switching the Clock Lane to Low-
- 558 Power mode is given in [Table 10.](#page-45-0) Note the Clock Burst always contains an even number of transitions as it

Specification for D-PHY Version 2.0

559 starts and ends with a HS-0 state. This implies that the clock provides transitions to sample an even number 560 of bits on any associated Data Lanes. Clock periods shall be reliable and according to the HS timing 561 specifications. The procedure to return the Clock Lane to High-Speed Clock Transmission is given in Table
562 11. Both Clock Start and Stop procedures are shown in Figure 21. [11.](#page-45-1) Both Clock Start and Stop procedures are shown in [Figure 21.](#page-44-0)

Figure 21 Switching the Clock Lane between Clock Transmission and Low-Power Mode

564 **Table 10 Procedure to Switch Clock Lane to Low-Power Mode**

Master Side	Slave Side
Drives High-Speed Clock signal (Toggling $HS-0/HS-1)$	Receives High-Speed Clock signal (Toggling $HS-0/HS-1)$
Last Data Lane goes into Low-Power mode	
Continues to drives High-Speed Clock signal for a period T _{CLK-POST} and ends with HS-0 state	
Drives HS-0 for a time TCLK-TRAIL	Detects absence of Clock transitions within a time T _{CLK-MISS} , disables HS-RX then waits for a transition to the Stop state
Disables the HS-TX, enables LP-TX, and drives Stop state (LP-11) for a time T _{HS-EXIT}	
	Detects the Lines transitions to LP-11, disables HS termination, and enters Stop state

565 **Table 11 Procedure to Initiate High-Speed Clock Transmission**

566 The Clock Lane state machine is shown in [Figure 22](#page-46-0) and is described i[n Table 12.](#page-46-1)

Note: Horizontally aligned states
occur simultaneously. occur simultaneously. ⁵⁶⁷

Figure 22 High-Speed Clock Transmission State Machine

568 **Table 12 Description of High-Speed Clock Transmission State Machine**

State	Line Condition/State	Exit State	Exit Conditions
TX-Stop	Transmit LP-11	TX-HS-Rgst	On request of Protocol for High-Speed Transmission
TX-HS-Rast	Transmit LP-01	TX-HS-Prpr	End of timed interval TLPX
TX-HS-Prpr	Transmit LP-00	TX-HS-Go	End of timed interval TCLK-PREPARE
TX-HS-Go	Transmit HS-0	TX-HS-1	End of timed interval TCLK-ZERO
$TX-HS-0$	Transmit HS-0	$TX-HS-1$	Send a HS-1 phase after a HS-0 phase: DDR Clock
$TX-HS-1$	Transmit HS-1	$TX-HS-0$	Send a HS-0 phase after a HS-1 phase: DDR Clock
		Trail-HS-0	On request to put Clock Lane in Low-Power
Trail-HS-0	Transmit HS-0	TX-Stop	End of timed interval TCLK-TRAIL
RX-Stop	Receive LP-11	RX-HS-Rqst	Line transition to LP-01
RX-HS-Rast	Receive LP-01	RX-HS-Prpr	Line transition to LP-00
RX-HS-Prpr	Receive LP-00	RX-HS-Term	End of timed interval TCLK-TERM-EN

Note:

During High-Speed data transmission, Stop states (TX-Stop, RX-Stop) have multiple valid exit states.

6.8 Clock Lane Ultra-Low Power State

569 Although a Clock Lane does not include regular Escape mode, the Clock Lane shall support the Ultra-Low 570 Power State.

 A Clock Lane shall enter Ultra-Low Power State via a Clock Lane Ultra-Low Power State Entry procedure. In this procedure, starting from Stop state, the transmit side shall drive TX-ULPS-Rqst State (LP-10) and then drive TX-ULPS State (LP-00). After this, the Clock Lane shall enter Ultra-Low Power State. If an error occurs, and an LP-01 or LP-11 is detected immediately after the TX-ULPS-Rqst state, the Ultra-Low Power State Entry procedure shall be aborted, and the receive side shall wait for, or return to, the Stop state, respectively.

577 The receiving PHY shall flag the appearance of ULP State to the receive side Protocol. During this state the

578 Lines are in the ULP State (LP-00). Ultra-Low Power State is exited by means of a Mark-1 TX-ULPS-Exit 579 State with a length T_{WAKEUP} followed by a Stop State. [Annex A](#page-104-0) describes an example of an exit procedure

580 that allows control of the length of time spent in the Mark-1 TX-ULPS-Exit State.

Note: Horizontally aligned states
occur simultaneously. occur simultaneously.
 581

Figure 23 Clock Lane Ultra-Low Power State State Machine

582 **Table 13 Clock Lane Ultra-Low Power State State Machine Description**

Note:

During High-Speed data transmission, Stop states (TX-Stop, RX-Stop) have multiple valid exit states.

6.9 Global Operation Timing Parameters

583 [Table 14](#page-49-0) lists the ranges for all timing parameters used in this section. The values in the table assume a UI 584 variation in the range defined by ΔUI (see [Table 30\)](#page-90-0).

- 585 Transmitters shall support all transmitter-specific timing parameters defined i[n Table 14.](#page-49-0)
- 586 Receivers shall support all Receiver-specific timing parameters in defined in [Table 14.](#page-49-0)

587 Also note that while corresponding receiver tolerances are not defined for every transmitter-specific 588 parameter, receivers shall also support reception of all allowed conformant values for all transmitter-589 specific timing parameters in [Table 14](#page-49-0) for all HS UI values up to, and including, the maximum supported

590 HS clock rate specified in the receiver's datasheet.

591 **Table 14 Global Operation Timing Parameters**

Note:

1. The minimum value depends on the bit rate. Implementations should ensure proper operation for all the supported bit rates.

2. If a > b then max(a, b) = a otherwise max(a, b) = b.

.

23-Nov-2015

- *3. Where n = 1 for Forward-direction HS mode and n = 4 for Reverse-direction HS mode.*
- *4. TLPX is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.*
- *5. Transmitter-specific parameter.*
- *6. Receiver-specific parameter.*
- *7. The stated values are considered informative guidelines rather than normative requirements since this parameter is untestable in typical applications.*
- *8. During HS Test Mode the TClk-Miss parameter should be used for re-initialization of pattern checkers. The device should only exit the HS Test mode in the cases described in chapter 12.*

except Stop States for periods >100us

Any LP signaling

A First Stop state

6.10 System Power States

 Each Lane within a PHY configuration, that is powered and enabled, has potentially three different power consumption levels: High-Speed Transmission mode, Low-Power mode and Ultra-Low Power State. For details on Ultra-Low Power State see Section [6.6.3](#page-40-1) and Section [6.8.](#page-47-0) The transition between these modes shall be handled by the PHY.

6.11 Initialization

 After power-up, the Slave side PHY shall be initialized when the Master PHY drives a Stop State (LP-11) 597 for a period longer than T_{INIT} . The first Stop state longer than the specified T_{INIT} is called the Initialization period. The Master PHY itself shall be initialized by a system or Protocol input signal (PPI). The Master 599 side shall ensure that a Stop State longer than T_{INIT} does not occur on the Lines before the Master is initialized. The Slave side shall ignore all Line states during an interval of unspecified length prior to the Initialization period. In multi-Lane configurations, all Lanes shall be initialized simultaneously.

 Note that T_{INIT} is considered a protocol-dependent parameter, and thus the exact requirements for TINIT,MASTER and TINIT,SLAVE (transmitter and receiver initialization Stop state lengths, respectively,) are defined by the protocol layer specification and are outside the scope of this document. However, the D-605 PHY specification does place a minimum bound on the lengths of $T_{\text{INITMASTER}}$ and $T_{\text{INITSLAVE}}$, which each shall be no less than 100 µs. A protocol layer specification using the D-PHY specification may specify any 607 values greater than this limit, for example, $T_{\text{INIT,MASK}} \ge 1$ ms and $T_{\text{INIT,SLAVE}} = 500$ to 800 µs.

608 **Table 15 Initialization States**

6.12 Calibration

 Receiver deskew shall be initiated by the transmitter for the DUT's supporting > 1.5 Gbps. The transmitter shall send a special deskew burst, as shown in [Figure 24.](#page-53-0) When operating above 1.5 Gbps or changing to any rate above 1.5 Gbps, an initial deskew sequence shall be transmitted before High-Speed Data Transmission in normal operation. When operating at or below 1.5 Gbps, the transmission of initial deskew sequence is optional. Periodic deskew is optional irrespective of data rate.

614 When changing states, for example from ULPS to HS, transmission of any deskew sequence is optional, 615 provided HS operation resumes at a rate for which an initial deskew sequence has previously been

616 transmitted.

Figure 24 High-Speed Data Transmission in Skew-Calibration

- 618 The transmitter deskew burst shall use a sync pattern consisting of all one's, lasting a duration of 16 UI.
- 619 After the sync pattern is sent, the payload shall be a clock pattern (01010101...) of minimum duration 2¹⁵
- 620 UI for initial deskew calibration, and of minimum duration 2^{10} UI for periodic calibration. See [Figure 25](#page-53-1)
- 621 and [Figure 26.](#page-54-0)

617

Figure 25 Normal Mode vs Skew Calibration

High-Speed Skew Calibration

623 624

Figure 26 Normal Mode vs Skew Calibration (Zoom-In)

 The receiver shall detect the deskew sync pattern and initiate deskew calibration upon detection. The transmitter deskew sequence transmission shall be initiated under the transmitter configuration control on all active lanes simultaneously. The start-of-transmission sequence is described i[n Table 16,](#page-54-1) and the end-of-transmission sequence is described i[n Table 17.](#page-55-0)

629	Table 16 Start-of-Skew Calibration Sequence
-----	--

630 **Table 17 End-of-Skew Calibration Sequence**

Note:

During skew calibration time, high-speed skew calibration on the RX side has to finish. The TX side is not aware of the RX side completing calibration.

Fold The T_{SKEWCAL} maximum is 100 µsec at initial calibration and 10 µsec maximum for periodic calibration.
The timing parameters are shown in Table 18.

The timing parameters are shown i[n Table 18.](#page-56-0)

Table 18 Skew-Calibration Timing Parameters

 For periodic deskew calibration, the transmitter shall finish the current burst before sending a deskew sequence.

- 1. During the Receiver deskew calibration, jittered signals are present at the input of the Receiver. The Receiver deskew block should function properly with Spread Spectrum clocking in active mode. The intent of periodic deskew is to fine tune the deskew established by the initial deskew sequence.
- 2. Being a forwarded clock link, jitter spectral content shall remain in the following range:
- The minimum jitter frequency shall be calculated as (data_rate[b/s])/20.
- Example values:
- 225MHz at 4.5Gb/s,
- 125MHz at 2.5Gb/s
- 75MHz at 1.5Gb/s
- The maximum jitter frequency shall be calculated as (data_rate[b/s])/2.

6.13 Global Operation Flow Diagram

- All previously described aspects of operation, either including or excluding optional parts, are contained in Lane Modules. [Figure 27](#page-57-0) shows the operational flow diagram for a Data Lane Module. Within both TX and RX four main processes can be distinguished: High-Speed Transmission, Escape mode, Turnaround, and
- Initialization.

Figure 27 Data Lane Module State Diagram

652 [Figure 28](#page-58-0) shows the state diagram for a Clock Lane Module. The Clock Lane Module has four major 653 operational states: Init (of unspecified duration), Low-Power Stop state, Ultra-Low Power state, and High-654 Speed clock transmission. The figure also shows the transition states as described previously.

655

Figure 28 Clock Lane Module State Diagram

6.14 Data Rate Dependent Parameters (informative)

 The high speed data transfer rate of the D-PHY may be programmable to values determined by a particular implementation. Any individual data transfer between SoT and EoT sequences must take place at a given, fixed rate. However, reprogramming the data rate of the D-PHY high speed transfer is allowed at initialization, before starting the exit from ULP state or in Stop state whenever the HS clock is not running. The method of data rate reprogramming is out of the scope of this document.

 Many time parameter values in this document are specified as the sum of a fixed time and a particular number of High-Speed UIs. The parameters may need to be recomputed if the data rate, and therefore the

UI value, is changed. These parameters, with their allowed values, are listed in [Table 14.](#page-49-0) For clarity, the

parameter names and purposes are repeated here.

6.14.1 Parameters Containing Only UI Values

 TCLK-PRE is the minimum number of High-Speed clock cycles the Master must send over the Clock Lane after it is restarted in HS mode and before any data transmission may begin. If a particular protocol at the 667 Slave side requires more clock cycles then T_{CLK-PRE}, the Master side protocol should ensure that these are transmitted.

6.14.2 Parameters Containing Time and UI values

 Several parameters are specified as the sum of an explicit time and a number of UI. The explicit time values, in general, are derived from the time needed to charge and discharge the interconnect to its specified values given the specified drive voltages and line termination values. As such, the explicit time values are not data rate dependent. It is conceivable to use the sum of an analog timer and a HS clock counter to ensure the implementation satisfies these parameters. If these explicit time values are implemented by counting HS clock cycles only, the count value is a function of the data rate and, therefore, must be changed when the data rate is changed.

- TD-TERM-EN is the time to enable Data Lane receiver line termination measured from when Dn crosses V_{IL, MAX}.
- THS-PREPARE, is the time to drive LP-00 before starting the HS transmission on a Data Lane.
- THS-PREPARE + THS-ZERO,MIN is the sum of the time to drive LP-00 in preparation for the start of HS transmission plus the time to send HS-0, i.e. turn on the line termination and drive the interconnect with the HS driver, prior to sending the SoT Sync sequence.
- THS-TRAIL is the time the transmitter must drive the flipped last data bit after sending the last payload data bit of a HS transmission burst. This time is required by the receiver to determine EoT.
- THS-SKIP is the time the receiver must "back up" and skip data to ignore the transition period of the EoT sequence.
- TCLK-POST,MIN is the minimum time that the transmitter continues sending HS clocks after the last Data Lane has transitioned to LP mode following a HS transmission burst. If a particular receiver implementation requires more clock cycles than TCLK-POST,MIN to finish reception, the transmitter must supply sufficient clocks to accomplish the reception.

6.14.3 Parameters Containing Only Time Values

- Several parameters are specified only as explicit time values. As in Section [6.14.2,](#page-59-0) these explicit time values are typically derived from the time needed to charge and discharge the interconnect and are, therefore, not data rate dependent. It is conceivable to use an analog timer or a HS clock counter to ensure the implementation satisfies these parameters. However, if these time values are implemented by counting HS clock cycles only, the count value is a function of the data rate and, therefore, must be changed when the data rate is changed.
- The following parameters are based on time values alone:
- 697 T_{HS-SKIP,MIN}
- TCLK-MISS,MAX
- TCLK-TRAIL,MIN
- $700 \bullet T_{CLK-TERM-EN}$
- 701 TCLK-PREPARE

6.14.4 Parameters Containing Only Time Values That Are Not Data Rate Dependent

 The remaining parameters i[n Table 14](#page-49-0) shall be complied with even when the High-Speed clock is off. These parameters include Low-Power and initialization state durations and LP signaling intervals. Though these parameters are not HS data rate dependent, some implementations of D-PHY may need to adjust these values when the data rate is changed.

6.15 Interoperability

 [Table 19](#page-60-0) summarizes integration and downward compatibility for all possible combinations of the Tx's D-707 PHY Specification version and the Rx's D-PHY Specification version. The table shows the maximum operating speed for each possible combination, and indicates the four combinations that require deskew initialization. For example, a D-PHY v2.0 Tx and a D-PHY v1.2 Rx are compatible for speeds up to 1.5 Gbps without deskew initialization, and at speeds up to 2.5 Gbps if deskew initialization is used.

711 *Note:*

712 *Cells containing dashes ('–') indicate that Deskew Initialization is not required*

Fault Detection

 There are three different mechanisms to detect malfunctioning of the Link. Bus contention and error detection functions are contained within the D-PHY. These functions should detect many typical faults. However, some faults cannot be detected within the D-PHY and require a protocol-level solution. Therefore, the third detection mechanism is a set of application specific watchdog timers.

7.1 Contention Detection

 If a bi-directional Lane Module and a Unidirectional Module are combined in one Lane, only unidirectional functionality is available. Because in this case the additional functionality of one bi-directional PHY Module cannot be reliably controlled from the limited functionality PHY side, the bi-directional features of the bi-directional Module shall be safely disabled. Otherwise in some cases deadlock may occur which can only be resolved with a system power-down and re-initialization procedure.

 During normal operation one and only one side of a Link shall drive a Lane at any given time except for certain transition periods. Due to errors or system malfunction a Lane may end up in an undesirable state, where the Lane is driven from two sides or not driven at all. This condition eventually results in a state conflict and is called Contention.

- All Lane Modules with LP bi-directionality shall include contention detection functions to detect the following contention conditions:
- Modules on both sides of the same line drive opposite LP levels against each other. In this case, 729 the line voltage will settle to some value between $V_{OL,MIN}$ and $V_{OH, MAX}$. Because V_{IL} is greater than V_{HCD} , the settled value will always be either higher than V_{HCD} , lower than V_{IL} , or both. Refer to Section 8. This ensures that at least one side of the link, possibly both, will detect the fault condition.
- The Module at one side drives LP-high while the other side drives HS-low on the same Line. In this case, the line voltage will settle to a value lower than V_{II} . The contention shall be detected at the side that is transmitting the LP-high.
- The first condition can be detected by the combination of LP-CD and LP-RX functions. The LP-RX function should be able to detect the second contention condition. Details on the LP-CD and LP-RX electrical specifications can be found in Section [9.](#page-73-0) Except when the previous state was TX-ULPS, contention shall be checked before the transition to a new state. Contention detection in ULPS is not required because the bit period is not defined and a clock might not be available.
- After contention has been detected, the Protocol shall take proper measures to resolve the situation.

7.2 Sequence Error Detection

 If for any reason the Lane signal is corrupted the receiving PHY may detect signal sequence errors. Errors detected inside the PHY may be communicated to the Protocol via the PPI. This kind of error detection is optional, but strongly recommended as it enhances reliability. The following sequence errors can be distinguished:

- SoT Error
- SoT Sync Error
- EoT Sync Error
- Escape Entry Command Error
- LP Transmission Sync Error
- False Control Error

7.2.1 SoT Error

752 The Leader sequence for Start of High-Speed Transmission is fault tolerant for any single-bit error and 753 some multi-bit errors. Therefore, the synchronization may be usable, but confidence in the payload data is 754 lower. If this situation occurs an SoT Error is indicated.

7.2.2 SoT Sync Error

755 If the SoT Leader sequence is corrupted in a way that proper synchronization cannot be expected, a SoT 756 Sync Error is indicated.

7.2.3 EoT Sync Error

757 The EoT Sync Error is indicated when the last bit of a transmission does not match a byte boundary. This 758 error can only be indicated in case of EoT processing on detection of LP-11.

7.2.4 Escape Mode Entry Command Error

759 If the receiving Lane Module does not recognize the received Entry Command for Escape mode an Escape 760 mode Entry Command Error is indicated.

7.2.5 LP Transmission Sync Error

761 At the end of a Low-Power Data transmission procedure, if data is not synchronized to a Byte boundary an 762 Escape Sync Error signal is indicated.

7.2.6 False Control Error

763 If a LP-Rqst (LP-10) is not followed by the remainder of a valid Escape or Turnaround sequence, a False 764 Control Error is indicated. This error is also indicated if a HS-Rqst (LP-01) is not correctly followed by a 765 Bridge State (LP-00).

7.3 Protocol Watchdog Timers (informative)

766 It is not possible for the PHY to detect all fault cases. Therefore, additional protocol-level time-out 767 mechanisms are necessary in order to limit the maximum duration of certain modes and states.

7.3.1 HS RX Timeout

768 In HS RX mode if no EoT is received within a certain period the protocol should time-out. The timeout 769 period can be protocol specific.

7.3.2 HS TX Timeout

770 The maximum transmission length in HS TX is bounded. The timeout period is protocol specific.

7.3.3 Escape Mode Timeout

771 A device may timeout during Escape mode. The timeout should be greater than the Escape mode Silence 772 Limit of the other device. The timeout period is protocol specific.

7.3.4 Escape Mode Silence Timeout

- 773 A device may have a bounded length for LP TX-00 during Escape mode, after which the other device may
- 774 timeout. The timeout period is protocol specific. For example, a display module should have an Escape
- 775 mode Silence Limit, after which the host processor can timeout.

7.3.5 Turnaround Errors

 A Turnaround procedure always starts from a Stop State. The procedure begins with a sequence of Low- Power States ending with a Bridge State (LP-00) during which drive sides are swapped. The procedure is finalized by the response including a Turn State followed by a Stop State driven from the other side. If the actual sequence of events violates the normal Turnaround procedure a "False Control Error" may be flagged to the Protocol. See Section [7.2.6.](#page-62-0) The Turn State response serves as an acknowledgement for the correctly completed Turnaround procedure. If no acknowledgement is observed within a certain time period the Protocol should time-out and take appropriate action. This period should be larger than the maximum possible Turnaround time for a particular system. There is no time-out for this condition in the PHY.

790

8 Interconnect and Lane Configuration

 The interconnect between transmitter and receiver carries all signals used in D-PHY communication. This includes both high speed, low voltage signaling I/O technology and low speed, low power signaling for control functions. For this reason, the physical connection shall be implemented by means of balanced, differential, point-to-point transmission lines referenced to ground. The total interconnect may consist of several cascaded transmission line segments, such as, printed circuit boards, flex-foils, and cable connections.

Figure 29 Point-to-point Interconnect

8.1 Lane Configuration

 The complete physical connection of a Lane consists of a transmitter (TX), and/or receiver (RX) at each side, with some Transmission-Line-Interconnect-Structure (TLIS) in between. The overall Lane performance is therefore determined by the combination of these three elements. The split between these elements is defined to be on the module (IC) pins. This section defines both the required performance of the Transmission-Line-Interconnect-Structure for the signal routing as well as the I/O-cell Reflection properties of TX and RX. This way the correct overall operation of the Lane can be ensured.

797 With respect to physical dimensions, the Transmission-Line-Interconnect-Structure will typically be the 798 largest part. Besides printed circuit board and flex-foil traces, this may also include elements such as vias 799 and connectors.

8.2 Boundary Conditions

800 The reference characteristic impedance level is 100 Ohm differential, 50 Ohm single-ended per Line, and 801 25 Ohm common-mode for both Lines together. The 50 Ohm impedance level for single-ended operation is 802 also convenient for test and characterization purposes.

803 This typical impedance level is required for all three parts of the Lane: TX, TLIS, and RX. The tolerances 804 for characteristic impedances of the interconnect and the tolerance on line termination impedances for TX 805 and RX are specified by means of S-parameter templates over the whole operating frequency range.

- 806 The differential channel is also used for LP single-ended signaling. Therefore, it is strongly recommended 807 to apply only very loosely coupled differential transmission lines.
- 808 The flight time for signals across the interconnect shall not exceed two nanoseconds.

8.3 Definitions

- 809 The frequency 'fh' is the fundamental frequency of the operating data rate, e.g. for an operating data rate of 810 1Gb/s 'fh' is 500MHz.
- 811 The frequency 'fh_{MAX}' is a device specification and indicates the maximum supported fh for a particular 812 device.
- 813 The frequency f_{LPMAX} is the maximum toggle frequency for Low-Power mode.
- 814 RF interference frequencies are denoted by ' f_{INT} ', where $f_{INT, MIN}$ defines the lower bound for the band of 815 relevant RF interferers.
- 816 The frequency f_{MAX} for devices supporting data rates up to 1.5 Gbps is defined by the maximum of
- 817 (1/5t_{F,MIN}, 1/5t_{R,MIN}), where t_R and t_F are the rise and fall times of the High-Speed signaling.
- 818 For devices supporting data rates of more than 1.5 Gbps, f_{MAX} is $\frac{3}{4} *$ data rate.

Copyright © 2007-2016 MIPI Alliance, Inc. 53 All rights reserved. **Confidential**

819 The frequency 'fh_{MIN}' is defined as $fh_{MIN} = fh/10$.

8.4 S-parameter Specifications

 The required performance of the physical connection is specified by means of S-parameter requirements for 821 TX, TLIS, and RX, for TLIS by mixed-mode, 4-port parameters, and for RX and TX by mixed-mode, reflection (return loss) parameters. The S-parameter limits are defined over the whole operating frequency range by means of templates.

 The differential transmission properties are most relevant and therefore this specification uses mixed-mode 825 parameters. As the performance needs depend on the targeted bit rates, most S-parameter requirements are specified on a normalized frequency axis with respect to bit rate. Only the parameters that are important for the suppression of external (RF) interference are specified on an absolute frequency scale. This scale 828 extends up to f_{MAX}. Beyond this frequency the circuitry itself shall suppress the high-frequency interference signals sufficiently.

830 Only the overall performance of the TLIS and the maximum reflection of RX and TX are specified. This 831 fully specifies the signal behavior at the RX/TX-module pins. The subdivision of losses, reflections and 832 mode-conversion budget to individual physical fractions of the TLIS is left to the system designer[. Annex B](#page-124-0)

833 includes some rules of thumb for system design and signal routing guidelines.

8.5 Characterization Conditions

834 All S-parameter definitions are based on a 50 Ω impedance reference level. The characterization can be 835 done with a measurement system, as shown in [Figure 30.](#page-65-0)

836

Figure 30 Set-up for S-parameter Characterization of RX, TX and TLIS

837 The syntax of S-parameters is S[measured-mode][driven-mode][measured-port][driven-port]. Examples: 838 Sdd21of TLIS is the differential signal at port 2 due to a differential signal driven at port 1; Sdc22 is the 839 measured differential reflected signal at port 2 due to a common signal driven at port 2.

8.6 Interconnect Specifications

840 The Transmission-Line Signal-Routing (TLSR) is specified by means of mixed-mode 4-port S-parameter 841 behavior templates over the frequency range. This includes the differential and common-mode, insertion 842 and return losses, and mode-conversion limitations.

8.6.1 Differential Characteristics

8.6.1.1 Differential Insertion Loss for Data Rate ≥ 80 Mbps and ≤ 1.5 Gbps

843 The differential transfer behavior (insertion loss) of the TLIS when supporting data rates ≥ 80 Mbps and 844 \leq 1.5 Gbps shall meet the Sdd21 template shown in [Figure 31,](#page-66-0) where $i \neq j$.

845

Figure 31 Template for Differential Insertion Losses, Data Rates ≥ 80 Mbps and ≤ 1.5 Gbps

8.6.1.2 Differential Insertion Loss for Data Rate > 1.5 Gbps and ≤ 4.5 Gbps

846 The differential transfer behavior (insertion loss) of the TLIS when supporting data rates > 1.5 Gbps and

847 \leq 4.5 Gbps shall meet the Sdd21 template shown in [Figure 32,](#page-67-0) where $i \neq j$.

Figure 32 Template for Differential Insertion Losses, Data Rates > 1.5 Gbps and ≤ 4.5 Gbps

 $-6.3dB \pm 0.5dB$ -20.0dB $\pm 0.8dB$

- 849 Three Reference channels (Short, Standard & Long) are defined to support a wide range of display and 850 camera applications.
- 851 Standard Reference channel is a default requirement and the transmitters/receivers shall support it.
- 852 Short Reference channel support is optional. In applications targeting lower interconnect loss, and when the
- 853 Transmitter or the Receiver support the optional power saving modes, this channel can be referenced for
- 854 better system power optimization.

Long Reference Sddij, dB

 Long Reference Channel support is optional. This is aimed at supporting higher loss interconnect like Chip- On-Glass (COG). In order to support such an interconnect, the data rate may need to be limited. COG interconnect is used for display panels and has reduced cost compared to other solutions. However, it increases the total loss of interconnect due to additional routing on the glass, bonding between the glass and 859 PCB, and bonding between the glass and silicon. The maximum data rate recommended with the long channel is 2.5 Gbps.

861 Specific guidance on using these reference channels is provided in Sectio[n 10.4.](#page-97-0)

8.6.1.3 Differential Reflection Loss for Data Rate ≥ 80 Mbps and ≤ 1.5 Gbps

862 When supported data rates are ≥ 80 Mbps and ≤ 1.5 Gbps, the differential reflection for both ports of the 863 TLIS is specified by Sdd11 and Sdd22, and should match the template shown i[n Figure 33.](#page-68-0) Not meeting the

864 differential reflection coefficient might impact interoperability and operation.

Figure 33 Template for Differential Reflection at Both Ports

8.6.1.4 Differential Reflection Loss for Data Rate >1.5 Gbps and ≤ 4.5 Gbps

866 When supported data rates are > 1.5 Gbps and ≤ 4.5 Gbps, the differential reflection for both ports of the 867 TLIS is specified by Sdd11 and Sdd22, and should be better than -12 dB in the range from 0 to fmax. Not 868 meeting the differential reflection coefficient might impact interoperability and operation.

8.6.2 Common-mode Characteristics

869 The common-mode insertion loss is implicitly specified by means of the differential insertion loss and the 870 Intra-Lane cross coupling. The requirements for common-mode insertion loss are therefore equal to the 871 differential requirements.

8.6.3 Intra-Lane Cross-Coupling

872 The two lines applied as a differential pair during HS transmission are also used individually for single-873 ended signaling during Low-Power mode. Therefore, the coupling between the two wires shall be restricted 874 in order to limit single-ended cross coupling. The coupling between the two wires is defined as the 875 difference of the S-parameters Scc21 and Sdd21 or Scc12 and Sdd12. In either case, the difference shall not 876 exceed –20 dB for frequencies up to $10*$ $f_{\rm LPMAX}$.

8.6.4 Mode-Conversion Limits

877 All mixed-mode, 4-port S-parameters for differential to common-mode conversion, and vice-versa, shall 878 not exceed –26 dB for frequencies below f_{MAX} . This includes Sdc12, Scd21, Scd12, Sdc21, Scd11, Sdc11, 879 Scd22, and Sdc22.

8.6.5 Inter-Lane Cross-Coupling

880 The common-mode and differential inter-Lane cross coupling between Lanes (clock and data) shall meet 881 the requirements as shown in [Figure 34](#page-69-0) and [Figure 35,](#page-69-1) respectively.

Figure 34 Inter-Lane Common-mode Cross-Coupling Template

882

Figure 35 Inter-Lane Differential Cross-Coupling Template

8.6.6 Inter-Lane Static Skew

884 The difference in signal delay between any Data Lane and the Clock Lane shall be less than UI/50 for all 885 frequencies up to, and including, fh when the supported data rate is less than or equal to 1.5 Gbps. For data 886 rates higher than 1.5 Gbps, refer to [Table 30.](#page-90-0)

887
\n
$$
\frac{|\text{Sdd12}_{\text{DATA}}(\varphi) - \text{Sdd12}_{\text{CLOCK}}(\varphi)|}{\omega} < \frac{\text{UI}}{50} \text{ Driver and Receiver Characteristics}
$$

58 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

8.7 Driver and Receiver Characteristics

888 Besides the TLIS the Lane consists of two RX-TX modules, one at each side. This paragraph specifies the 889 reflection behavior (return loss) of these RX-TX modules in HS-mode. The signaling characteristics of all 890 possible functional blocks inside the RX-TX modules can be found in Section [9.](#page-73-0)

8.7.1 Differential Characteristics

891 The differential reflection of a Lane Module in High-Speed RX mode is specified by the template shown in 892 [Figure 36.](#page-70-0)

Figure 36 Differential Reflection Template for Lane Module Receivers

894 The differential reflection of a Lane Module in High-Speed TX mode is specified by the template shown in 895 [Figure 37.](#page-71-0)

Figure 37 Differential Reflection Template for Lane Module Transmitters

8.7.2 Common-Mode Characteristics

897 The common-mode return loss specification is different for a High-Speed TX and RX mode, because the 898 RX is not DC terminated to ground. The common-mode reflection of a Lane Module in High-Speed TX 899 mode shall be less than -6 dB from f_{LRMAX} up to f_{MAX} for devices supporting data rates up to 1.5 Gbps, 900 2.5 dB for devices supporting data rates up to 2.5 Gbps, and -1 dB for devices supporting data rates up to 901 4.5 Gbps.

 The common-mode reflection of a Lane Module in High-Speed RX mode shall conform to the limits specified by the template shown in [Figure 38.](#page-72-0) Assuming a high DC common-mode impedance, this implies a sufficiently large capacitor at the termination center tap. The minimum value allows integration. While the common-mode termination is especially important for reduced influence of RF interferers, the RX requirement limits reflection for the most relevant frequency band.

Figure 38 Template for RX Common-Mode Return Loss

8.7.3 Mode-Conversion Limits

908 The differential to common-mode conversion limits of RX shall be -26 dB up to f_{MAX}.

9 Electrical Characteristics

 A PHY may contain the following electrical functions: a High-Speed Transmitter (HS-TX), a High-Speed Receiver (HS-RX), a Low-Power Transmitter (LP-TX), a Low-Power Receiver (LP-RX), and a Low-Power 911 Contention Detector (LP-CD). A PHY does not need to contain all electrical functions, only the functions that are required for a particular PHY configuration. The required functions for each configuration are specified in Section [5.](#page-19-0) All electrical functions included in any PHY shall meet the specifications in this section. [Figure 39](#page-73-0) shows the complete set of electrical functions required for a fully featured PHY transceiver.

916

Figure 39 Electrical Functions of a Fully Featured D-PHY Transceiver

917 The HS transmitter and HS receiver are used for the transmission of the HS data and clock signals. The HS 918 transmitter and receiver use low-voltage differential signaling for signal transmission. The HS receiver 919 contains a switchable parallel termination.

920 The LP transmitter and LP receiver serve as a low power signaling mechanism. The LP transmitter is a 921 push-pull driver and the LP receiver is an un-terminated, single-ended receiver.

- 922 The signal levels are different for differential HS mode and single-ended LP mode. [Figure 40](#page-74-0) shows both
- 923 the HS and LP signal levels on the left and right sides, respectively. The HS signaling levels are below the
- 924 LP low-level input threshold such that LP receiver always detects low on HS signals.
- 925 All absolute voltage levels are relative to the ground voltage at the transmit side.

Figure 40 D-PHY Signaling Levels

 A Lane switches between Low-Power and High-Speed mode during normal operation. Bidirectional Lanes can also switch communication direction. The change of operating mode or direction requires enabling and disabling certain electrical functions. These enable and disable events shall not cause glitches on the Lines that would result in a detection of an incorrect signal level. Therefore, all mode and direction changes shall be smooth to always ensure a proper detection of the Line signals.

9.1 Driver Characteristics

926

9.1.1 High-Speed Transmitter

9.1.1.1 Differential & Common Mode Swing

 A HS differential signal driven on the Dp and Dn pins is generated by a differential output driver. For reference, Dp is considered as the positive side and Dn as the negative side. The Lane state is called Differential-1 (HS-1) when the potential on Dp is higher than the potential of Dn. The Lane state is called 935 Differential-0 (HS-0), when the potential on Dp is lower than the potential of Dn. [Figure 41](#page-75-0) shows an example implementation of a HS transmitter.

937 Note, this section uses Dp and Dn to reference the pins of a Lane Module regardless of whether the pins 938 belong to a Clock Lane Module or a Data Lane Module.

> Copyright © 2007-2016 MIPI Alliance, Inc. 63 All rights reserved. **Confidential**

939

Figure 41 Example HS Transmitter

940 The differential output voltage V_{OD} is defined as the difference of the voltages V_{DP} and V_{DN} at the Dp and 941 Dn pins, respectively.

$$
V_{OD} = V_{DP} - V_{DN}
$$

943 The output voltages V_{DP} and V_{DN} at the Dp and Dn pins shall not exceed the High-Speed output high 944 voltage V_{OHHS}. V_{OLHS} is the High-Speed output, low voltage on Dp and Dn and is determined by V_{OD} and 945 V_{CMTX}. The High-Speed V_{OUT} is bounded by the minimum value of V_{OLHS} and the maximum value of 946 VOHHS.

947 The common-mode voltage VCMTX is defined as the arithmetic mean value of the voltages at the Dp and Dn 948 pins:

$$
V_{CMTX} = \frac{V_{DP} + V_{DN}}{2}
$$

950 V_{OD} and V_{CMTX} are graphically shown in [Figure 42](#page-76-0) for ideal HS signals. [Figure 43](#page-77-0) shows single-ended HS 951 signals with the possible kinds of distortion of the differential output and common-mode voltages. V_{OD} and 952 VCMTX may be slightly different for driving a Differential-1 or a Differential-0 on the pins.

Ideal Single-Ended High Speed Signals

Figure 42 Ideal Single-Ended and Resulting Differential HS Signals

9.1.1.2 Differential Voltage Mismatch

954 The output differential voltage mismatch ΔV_{OD} is defined as the difference of the absolute values of the 955 differential output voltage in the Differential-1 state V_{OD(1)} and the differential output voltage in the 956 Differential-0 state $V_{OD(0)}$. This is expressed by:

$$
\Delta V_{OD} = |V_{OD(1)}| - |V_{OD(0)}|
$$

9.1.1.3 Static Common Mode Mismatch & Transient Common Mode Voltage

958 If V_{CMTX(1)} and V_{CMTX(0)} are the common-mode voltages for static Differential-1 and Differential-0 states 959 respectively, then the common-mode reference voltage is defined by:

$$
V_{CMTX,REF} = \frac{V_{CMTX(1)} + V_{CMTX(0)}}{2}
$$

960

961 The transient common-mode voltage variation is defined by:

$$
\Delta V_{CMTX}(t) = V_{CMTX}(t) - V_{CMTX,REF}
$$

963 The static common-mode voltage mismatch between the Differential-1 and Differential-0 state is given by:

964

965 The transmitter shall send data such that the high frequency and low frequency common-mode voltage 966 variations do not exceed $ΔV_{CMTX(HF)}$ and $ΔV_{CMTX(LF)}$, respectively. An example test circuit for the 967 measurement of V_{OD} and V_{CMTX} is shown in [Figure 44.](#page-77-1)

 $\Delta V_{CMTX(1,0)} = \frac{V_{CMTX(1)} - V}{2}$

(1,0)

CMTX

2 (1) $CMTX(0)$

CMTX CMTX

968

970

Figure 44 Example Circuit for VCMTX and VOD Measurements

66 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

9.1.1.4 Output Resistance

971 The single-ended output impedance of the transmitter at both the Dp and Dn pins is denoted by Z_{OS} . ΔZ_{OS} is 972 the mismatch of the single ended output impedances at the Dp and Dn pins, denoted by Z_{OSDP} and Z_{OSDN}, 973 respectively. This mismatch is defined as the ratio of the absolute value of the difference of Z_{OSDP} and 974 Z_{OSDN} and the average of those impedances:

$$
\Delta Z_{OS} = 2 \frac{\left| Z_{OSDP} - Z_{OSDN} \right|}{Z_{OSDP} + Z_{OSDN}}
$$

976 The output impedance Z_{OS} and the output impedance mismatch ΔZ_{OS} shall be compliant with [Table 20](#page-79-0) for 977 both the Differential-0 and Differential-1 states for all allowed loading conditions. It is recommended that 978 implementations keep the output impedance during state transitions as close as possible to the steady state 979 value. The output impedance Z_{OS} can be determined by injecting an AC current into the Dp and Dn pins 980 and measuring the peak-to-peak voltage amplitude.

9.1.1.5 Rise/Fall Times

981 The rise and fall times, t_R and t_F, are defined as the transition time between 20% and 80% of the full HS 982 signal swing. Full HS Swing can be calculated by driving a steady state pattern. The driver shall meet the t_R 983 and t_F specifications for all allowable Z_{ID} . The specifications for TX common-mode return loss and the TX 984 differential mode return loss can be found in Section [8.](#page-64-0)

985 Rise/Fall Times are defined for a maximum data rate of 1.5 Gbps. For Data rates above 1.5 Gbps, the Eye 986 diagram specification defined in section [10.2.3](#page-93-0) governs the slew rate requirements of the transmitter.

987 It is recommended that a High-Speed transmitter that is directly terminated at its pins should not generate 988 any overshoot in order to minimize EMI.

9.1.1.6 Half Swing Mode

 In the Half Swing mode, differential swing of the transmitter is reduced to half that of the default swing specification. This is an optional mode that a transmitter can choose to support for power savings. Transmitter Half Swing mode can be used with the Receiver either in terminated or unterminated mode. Half Swing mode is defined for a termination ZID. There is no transmitter parameter defined for the operation with an unterminated receiver, due to the difficulty of measuring excess reflections on the line. 994 Refer to the Receiver termination condition in section [9.2.1.](#page-83-0) A Transmitter with full swing operation shall 995 not operate with a Receiver in unterminated mode due to the violation of V_{OHHS}.

996

Figure 45 Common Mode and Differential Swing in Half Swing Mode versus Default

9.1.1.7 De-emphasis

 To mitigate additional channel-induced ISI above 2.5Gbps, an HS-TX needs to use channel equalization in the form of de-emphasis. The transmitter de-emphasis has two taps, where the first tap is the cursor and the 999 second tap is the first post-cursor. The taps are separated by UI and the transmitter de-emphasis ratio EQ_{TX} determines the de-emphasis level. Two de-emphasis ratios are defined.

1001 [Figure 46](#page-79-1) shows an example transmit waveform with de-emphasis. After a logical bit transition, the 1002 amplitude of the differential output voltage signal $V_{\text{DIF_TX}}(t)$ conforms to the differential AC output voltage 1003 amplitude V_{OD} . The next bit that retains the same logical state is reduced in amplitude. The differential AC 1004 output voltage amplitude with de-emphasis V_{OD_EQ} is defined as the reduced amplitude. EQ_{TX} is defined as 1005 the minus 20 log of the ratio of V_{OD_EQ} and V_{OD} as shown in the following equation:

 $EQ_{TX} = -20 \log \left(\frac{V_{OD_EQ}}{V_{CD}} \right)$

Figure 46 De-emphasis Example

Note:

- *1. When the supported data rate is > 2.5 Gbps. Conformance requirements for the transmitter are defined through the eye diagram. The values for equalization in this table are informative.*
- *2. Value when driving into load impedance anywhere in the ZID range. 3. A transmitter should minimize ∆VOD and ∆VCMTX(1,0) in order to minimize radiation and optimize signal integrity.*
- *4. Half Swing Mode is optional. It is an additional capability a transmitter can support for better system power optimization.*

Note:

- *1. UI is equal to 1/(2*fh). See Section [8.3](#page-64-1) for the definition of fh.*
- *2. Applicable when supporting maximum HS bit rates ≤ 1 Gbps (UI ≥ 1 ns).*
- *3. Applicable when supporting maximum HS bit rates > 1 Gbps (UI ≤ 1 ns) but ≤ 1.5 Gbps (UI ≥ 0.667 ns).*
- *4. Applicable when supporting maximum HS bit rates ≤ 1.5 Gbps. However, to avoid excessive radiation, bit rates < 1 Gbps (UI ≥ 1 ns), should not use values below 150 ps.*

9.1.2 Low-Power Transmitter

1010 The Low-Power transmitter shall be a slew-rate controlled push-pull driver. It is used for driving the Lines 1011 in all Low-Power operating modes It is therefore important that the static power consumption of an LP 1012 transmitter be as low as possible. The slew-rate of signal transitions is bounded in order to keep EMI low.

1013 An example of an LP transmitter is shown in [Figure 47.](#page-80-0)

Figure 47 Example LP Transmitter

Specification for D-PHY Version 2.0

1015 V_{OL} is the Thevenin output, low-level voltage in the LP transmit mode. This is the voltage at an unloaded 1016 pad pin in the low-level state. V_{OH} is the Thevenin output, high-level voltage in the high-level state, when 1017 the pad pin is not loaded. The LP transmitter shall not drive the pad pin potential statically beyond the 1018 maximum value of V_{OH}. The pull-up and pull-down output impedances of LP transmitters shall be as 1019 described in [Figure 48](#page-81-0) and [Figure 49,](#page-81-1) respectively. The circuit for measuring V_{OL} and V_{OH} is shown in 1020 [Figure 50.](#page-81-2)

1021

Figure 48 V-I Characteristic for LP Transmitter Driving Logic High

1022

1023

Figure 49 V-I Characteristic for LP Transmitter Driving Logic Low

70 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

1024 The impedance Z_{OLP} is defined by:

$$
Z_{OLP} = \frac{V_{THEVENIN} - V_{PIN}}{I_{OUT}}
$$

1025

1026 The times T_{RLP} and T_{FLP} are the 15%-85% rise and fall times, respectively, of the output signal voltage, 1027 when the LP transmitter is driving a capacitive load C_{LOAD}. The 15%-85% levels are relative to the fully 1028 settled V_{OH} and V_{OL} voltages. The slew rate δV/δt_{SR} is the derivative of the LP transmitter output signal 1029 voltage over time. The LP transmitter output signal transitions shall meet the maximum and minimum slew 1030 rate specifications as shown in [Table 23.](#page-82-0) The intention of specifying a maximum slew rate value is to limit 1031 EMI.

1032 **Table 22 LP Transmitter DC Specifications**

Note:

1. Applicable when the supported data rate ≤1.5 Gbps. 2. Applicable when the supported data rate > 1.5 Gbps.

3. See [Figure 48](#page-81-0) and [Figure 49.](#page-81-1) 4. Though no maximum value for ZOLP is specified, the LP transmitter output impedance shall ensure the TRLP/TFLP specification is met.

Table 23 LP Transmitter AC Specifications

Note:

- *1. CLOAD includes the low-frequency equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be <10pF. The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.*
- *2. When the output voltage is between 400 mV and 930 mV.*
- *3. Measured as average across any 50 mV segment of the output signal transition.*
- *4. This parameter value can be lower than TLPX due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters. Any LP exclusive-OR pulse observed during HS EoT (transition from HS level to LP-11) is glitch behavior as described in Section [9.2.2.](#page-85-0)*
- *5. The rise-time of TREOT starts from the HS common-level at the moment the differential amplitude drops below 70mV, due to stopping the differential drive.*
- 6. With an additional load capacitance C_{CM} between 0 and 60 pF on the termination center tap at *RX side of the Lane*
- *7. This value represents a corner point in a piece-wise linear curve.*
- *8. When the output voltage is in the range specified by VPIN(absmax).*
- *9. When the output voltage is between 400 mV and 700 mV.*
- 10. Where V_{O, INST} is the instantaneous output voltage, V_{DP} or V_{DN}, in millivolts.
- *11. When the output voltage is between 700 mV and 930 mV.*
- *12. Applicable when the supported data rate ≤ 1.5 Gbps.*
- *13. Applicable when the supported data rate > 1.5 Gbps.*
- *14. When the output voltage is between 550 mV and 790 mV*
- *15. When the output voltage is between 400 mV and 550 mV*
- *16. When the output voltage is between 400 mV and 790 mV*

 There are minimum requirements on the duration of each LP state. To determine the duration of the LP state, the Dp and Dn signal lines are each compared to a common trip-level. The result of these comparisons is then exclusive-ORed to produce a single pulse train. The output of this "exclusive-OR clock" can then be used to find the minimum pulse width output of an LP transmitter.

1038 Using a common trip-level in the range $[V_{II,MAX} + V_{OL,MIN}, V_{IH,MIN} + V_{OL, MAX}]$, the exclusive-OR clock 1039 shall not contain pulses shorter than $T_{LP-PUISE-TX}$.

9.2 Receiver Characteristics

9.2.1 High-Speed Receiver

 1040 The HS receiver is a differential line receiver. It contains a switchable parallel input termination, Z_{ID} , 1041 between the positive input pin Dp and the negative input pin Dn. A simplified diagram of an example 1042 implementation using a PMOS input stage is shown in [Figure 51.](#page-84-0)

1043

Figure 51 HS Receiver Implementation Example

 1044 The differential input high and low threshold voltages of the HS receiver are denoted by V_{IDTH} and V_{IDTL}, 1045 respectively. V_{ILHS} and V_{IHHS} are the single-ended, input low and input high voltages, respectively. 1046 VCMRX(DC) is the differential input common-mode voltage. The HS receiver shall be able to detect 1047 differential signals at its Dp and Dn input signal pins when both signal voltages, V_{DP} and V_{DN}, are within 1048 the common-mode voltage range and if the voltage difference of V_{DP} and V_{DN} exceeds either V_{IDTH} or 1049 VIDTL. The High-Speed receiver shall receive High-Speed data correctly while rejecting common-mode 1050 interference $\Delta V_{CMRX(HF)}$ and $\Delta V_{CMRX(LF)}$.

1051 During operation of the HS receiver, termination impedance Z_{ID} is required between the Dp and Dn pins of 1052 the HS receiver. Z_{ID} shall be disabled when the module is not in the HS receive mode. When transitioning 1053 from Low-Power Mode to HS receive mode the termination impedance shall not be enabled until the 1054 single-ended input voltages on both Dp and Dn fall below V_{TERM-EN}. To meet this requirement, a receiver 1055 does not need to sense the Dp and Dn lines to determine when to enable the line termination, rather the LP 1056 to HS transition timing can allow the line voltages to fall to the appropriate level before the line termination 1057 is enabled.

1058 The RX common-mode return loss and the RX differential mode return loss are specified in Section [8.](#page-64-0) C_{CM} 1059 is the common-mode AC termination, which ensures a proper termination of the receiver at higher 1060 frequencies. For higher data rates, C_{CM} is needed at the termination center tap in order to meet the common-1061 mode reflection requirements.

1062 When a Transmitter is in Half Swing mode, the receiver may choose to turn off the termination in High 1063 Speed mode for lower data rate operation. This is an optional mode that can be supported in addition to the 1064 default mode. A receiver in unterminated mode shall not operate with TX full swing.

Note:

1. Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.

2. This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz

3. ZID can be higher than 125 ohms in unterminated mode.

4. Unterminated Mode for HS-RX is optional. This mode can only be used when a transmitter is in Half Swing mode. ZID_OPEN is defined for a differential voltage with maximum amplitude of |VOD_Halfswing| and within the common voltage range of VCMTX_Halfswing.

1066 **Table 25 HS Receiver AC Specifications**

Note:

- *1. Excluding 'static' ground shift of 50mV*
- *2. ΔVCMRX(HF) is the peak amplitude of a sine wave superimposed on the receiver inputs.*
- *3. For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.*
- *4. Voltage difference compared to the DC average common-mode potential.*
- *5. For devices supporting data rates ≤ 1.5 Gbps.*
- *6. For devices supporting data rates > 1.5 Gbps.*
- *7. Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.*

9.2.2 Low-Power Receiver

- 1067 The Low-Power receiver is an un-terminated, single-ended receiver circuit. The LP receiver is used to 1068 detect the Low-Power state on each pin. For high robustness, the LP receiver shall filter out noise pulses 1069 and RF interference. It is recommended the implementer optimize the LP receiver design for low power.
- 1070 The input low-level voltage, V_{IL} , is the voltage at which the receiver is required to detect a low state in the 1071 input signal. A lower input voltage, $V_{IL-ULPS}$, may be used when the receiver is in the Ultra-Low Power 1072 State. V_{IL} is larger than the maximum single-ended Line voltage during HS transmission. Therefore, an LP 1073 receiver shall detect low during HS signaling.
- 1074 The input high-level voltage, V_{IH} , is the voltage at which the receiver is required to detect a high state in the 1075 input signal. In order to reduce noise sensitivity on the received signal, an LP receiver shall incorporate a 1076 hysteresis, The hysteresis voltage is defined as V_{HYST} .
- 1077 The LP receiver shall reject any input signal smaller than e_{SPIKE} . Signal pulses wider than T_{MIN-RX} shall 1078 propagate through the LP receiver.
- 1079 Furthermore, the LP receivers shall be tolerant of super-positioned RF interference on top of the wanted 1080 Line signals. This implies an input signal filter. The LP receiver shall meet all specifications for 1081 interference with peak amplitude V_{INT} and frequency f_{INT} . The interference shall not cause glitches or 1082 incorrect operation during signal transitions.

1083

Figure 52 Input Glitch Rejection of Low-Power Receivers

1084

1085 **Table 26 LP Receiver DC specifications**

Note:

1. Applicable when the supported data rate <= 1.5 Gbps.

2. Applicable when the supported data rate > 1.5 Gbps.

1086 **Table 27 LP Receiver AC Specifications**

Note:

1. Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 state. eSpike generation will ensure the spike is crossing both VIL,max and VIH,min levels.

2. An impulse less than this will not change the receiver state.

3. In addition to the required glitch rejection, implementers shall ensure rejection of known RFinterferers.

4. An input pulse greater than this shall toggle the output.

9.3 Line Contention Detection

1087 The Low-Power receiver and a separate Contention Detector (LP-CD) shall be used in a bi-directional Data 1088 Lane to monitor the line voltage on each Low-Power signal. This is required to detect line contention as 1089 described in Section [7.1.](#page-61-0) The Low-Power receiver shall be used to detect an LP high fault when the LP 1090 transmitter is driving high and the pin voltage is less than V_{II} . Refer to [Table 26.](#page-86-0) The LP-CD shall be used 1091 to detect an LP low fault when the LP transmitter is driving low and the pin voltage is greater than V_{IHCD}. 1092 Refer to [Table 28.](#page-87-0) An LP low fault shall not be detected when the pin voltage is less than V_{ILCD} .

 The general operation of a contention detector shall be similar to that of an LP receiver with lower threshold voltages. Although the DC specifications differ, the AC specifications of the LP-CD are defined to match those of the LP receiver and the LP-CD shall meet the specifications listed in [Table 27](#page-86-1) except for 1096 TMIN-RX. The LP-CD shall sufficiently filter the input signal to avoid false triggering on short events.

1097 The LP-CD threshold voltages (V_{ILCD}, V_{IHCD}) are shown along with the normal signaling voltages in Figure 1098 [53.](#page-87-1)

Figure 53 Signaling and Contention Voltage Levels

1100 **Table 28 Contention Detector (LP-CD) DC Specifications**

9.4 Input Characteristics

1101 No structure within the PHY may be damaged when a DC signal that is within the signal voltage range V_{PIN} 1102 is applied to a pad pin for an indefinite period of time. V_{PIN(absmax}) is the maximum transient output voltage 1103 at the transmitter pin. The voltage on the transmitter's output pin shall not exceed V_{PIN,MAX} for a period 1104 greater than T_{VPIN(absmax)}. When the PHY is in the Low-Power receive mode the pad pin leakage current 1105 shall be ILEAK when the pad signal voltage is within the signal voltage range of VPIN. The specification of 1106 I_{LEAK} assures interoperability of any PHY in the LP mode by restricting the maximum load current of an LP 1107 transmitter. An example test circuit for leakage current measurement is shown i[n Figure 54.](#page-88-0)

1108 The ground supply voltages shifts between a Master and a Slave shall be less than V_{GNDSH} .

1109

Figure 54 Pin Leakage Measurement Example Circuit

1110 **Table 29 Pin Characteristic Specifications**

Note:

- *1. When the pad voltage is in the signal voltage range from VGNDSH,MIN to VOH + VGNDSH,MAX and the Lane Module is in LP receive mode.*
- *2. The voltage overshoot and undershoot beyond the VPIN is only allowed during a single 20ns window after any LP-0 to LP-1 transition or vice versa. For all other situations it must stay within the VPIN range.*
- *3. This value includes ground shift.*
- *4. Ground shift when operating in Half Swing mode.*

10 High-Speed Data-Clock Timing

 This section specifies the required timings on the High-Speed signaling interface independent of the electrical characteristics of the signal. The PHY is a source synchronous interface in the Forward direction. In either the Forward or Reverse signaling modes there shall be only one clock source. In the Reverse 1114 direction, Clock is sent in the Forward direction and one of four possible edges is used to launch the data.

1115 Data transmission may occur at any rate greater than the minimum specified data bit rate.

 [Figure 55](#page-89-0) shows an example PHY configuration including the compliance measurement planes for the 1117 specified timings. Note that the effect of signal degradation inside each package due to parasitic effects is included in the timing budget for the transmitter and receiver and is not included in the interconnect degradation budget. See Section [8](#page-64-0) for details.

1120

10.1 High-Speed Clock Timing

 The Master side of the Link shall send a differential clock signal to the Slave side to be used for data sampling. This signal shall be a DDR (half-rate) clock and shall have one transition per data bit time. All timing relationships required for correct data sampling are defined relative to the clock transitions. 1124 Therefore, implementations may use frequency spreading modulation on the clock to reduce EMI.

1125 The DDR clock signal shall maintain a quadrature phase relationship to the data signal. Data shall be 1126 sampled on both the rising and falling edges of the Clock signal. The term "rising edge" means "rising edge" 1127 of the differential signal, i.e. $CLKp - CLKn$, and similarly for "falling edge". Therefore, the period of the 1128 Clock signal shall be the sum of two successive instantaneous data bit times. This relationship is shown in 1129 [Figure 56.](#page-90-0)

1130 Note that the UI indicated in [Figure 56](#page-90-0) is the instantaneous UI. Implementers shall specify a maximum data 1131 rate and corresponding maximum clock frequency, f_{MAX} , for a given implementation. For a description of 1132 fh_{MAX}, see Section [8.3.](#page-64-1)

1133

Figure 56 DDR Clock Definition

 As can be seen in [Figure 55,](#page-89-0) the same clock source is used to generate the DDR Clock and launch the serial data. Since the Clock and Data signals propagate together over a channel of specified skew, the Clock may be used directly to sample the Data lines in the receiver. Such a system can accommodate instantaneous variations in UI for an ongoing burst defined by ΔUI.

 The allowed instantaneous UI variation can cause large, instantaneous data rate variations. Therefore, devices shall accommodate these instantaneous variations with appropriate logic. It is recommended that devices accommodate these instantaneous variations using some method, such as with appropriate FIFO logic outside of the PHY, or provide an accurate clock source to the Lane Module to eliminate these instantaneous variations, or the data sink outside the PHY can be designed to be tolerant of UI variations

- 1143 The UI_{INT} specifications for the Clock signal are summarized in [Table 30.](#page-90-1)
-

1144 **Table 30 Clock Signal Specification**

Clock Parameter	Symbol	Min	Typ	Max	Units	Notes
UI instantaneous	UI _{INST}			12.5	ns	່າ ے ، ا
UI variation	ΔUΙ	$-10%$		10%	UI	
Period Jitter		$-5%$		5%		3

Note:

1. This value corresponds to a minimum operating data rate of 80 Mbps. This instantaneous value does not take into account UI variations due to jitter or SSC modulation.

2. The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst. The allowed instantaneous UI variation can cause instantaneous data rate variations. Therefore, devices should either accommodate these instantaneous variations with appropriate FIFO logic outside of the PHY or provide an accurate clock source to the Lane Module to eliminate these instantaneous variations.

3. When 0.444ns ≤ UI < 0.8ns, within a single burst (32K Periods). This is rising to rising edge.

10.2 Forward High-Speed Data Transmission Timing

1145 The timing relationship of the DDR Clock differential signal to the Data differential signal is shown in 1146 [Figure 57.](#page-91-0) Data is launched in a quadrature relationship to the clock such that the Clock signal edge may be 1147 used directly by the receiver to sample the received data.

- 1148 The transmitter shall ensure that a rising edge of the DDR clock is sent during the first payload bit of a 1149 transmission burst such that the first payload bit can be sampled by the receiver on the rising clock edge, 1150 the second bit can be sampled on the falling edge, and all following bits can be sampled on alternating 1151 rising and falling edges.
- 1152 All timing values are measured with respect to the actual observed crossing of the Clock differential signal. 1153 The effects due to variations in this level are included in the clock to data timing budget.
- 1154 Receiver input offset and threshold effects shall be accounted as part of the receiver setup and hold 1155 parameters.

Copyright © 2007-2016 MIPI Alliance, Inc. 79 All rights reserved. **Confidential**

Figure 57 Data to Clock Timing Definitions

10.2.1 Data-Clock Timing Specifications

10.2.1.1 Data Rate ≥ 0.08 Gbps and ≤ 1 Gbps

 The Data-Clock timing parameters shown in [Figure 58](#page-94-0) are specified in [Table 31.](#page-91-1) The skew specification, TSKEW[TX], is the allowed deviation of the data launch time to the ideal $\frac{1}{2}UI_{\rm INST}$ displaced quadrature clock 1159 edge. The setup and hold times, TSETUP[RX] and THOLD[RX], respectively, describe the timing relationships 1160 between the data and clock signals. T $_{\text{SETUP} [RX]}$ is the minimum time that data shall be present before a rising 1161 or falling clock edge and $T_{HOLD|RX|}$ is the minimum time that data shall remain in its current state after a rising or falling clock edge. The timing budget specifications for a receiver shall represent the minimum variations observable at the receiver for which the receiver will operate at the maximum specified acceptable bit error rate.

1156

1165 **Table 31 Data-Clock Timing Specifications for ≥ 0.08 Gbps and ≤ 1 Gbps**

Parameter	Symbol	Min	Max	Unit	Note		
HS-TX Timing							
TX Data to Clock Skew	TSKEWITXI	-0.15	0.15	UIHS			
HS-RX Timing							
RX Data to Clock Setup Time Tolerance	T setupirxi	0.15		UIHS			
RX Data to Clock Hold Time Tolerance	THOLDIRXI	0.15		UIHS			
Channel Timing							
Channel Data to Clock Skew	T SKEWITLISI	-0.2	0.2	UI _{HS}			

Note:

1. All jitter specifications are specified with a 100 ohm differential termination

10.2.1.2 Data Rate > 1 Gbps and ≤ 1.5 Gbps

1166 The timing budget has been adjusted between the Transmitter, Receiver, and Channel to a support a 1167 maximum data rate of 1.5 Gbps.

1168 **Table 32 Data-Clock Timing Specifications for > 1 Gbps and ≤ 1.5 Gbps**

Note:

1. All jitter specifications are specified with a 100 ohm differential termination

10.2.1.3 Data Rate > 1.5 Gbps and ≤ 4.5 Gbps

1169 For higher data rate operation, jitter specifications have been decomposed into Deterministic jitter and 1170 Random jitter based on a target BER of 10^{-12} . Meeting the jitter specifications is a recommendation, 1171 whereas meeting the Eye diagram specification is a requirement.

1172 **Table 33 Data-Clock Timing Specifications for > 1.5 Gbps and ≤ 4.5 Gbps**

Note:

10.2.2 Normative Spread Spectrum Clocking (SSC)

1173 Spread Spectrum Clocking (sometimes referred to as "Spectrum Spread Clocking") is a common technique 1174 where a low frequency modulation is added to the Transmitter's clock to reduce the peak emissions.

^{1.} All jitter specifications are specified with a 100 ohm differential termination

- 1175 All DPHY 2.0 compliant Transmitters shall support SSC as per [Table 34](#page-93-1) for data rates operating above 1176 2.5 Gbps.
- 1177 All DPHY 2.0 compliant Receivers shall support SSC per [Table 34](#page-93-1) for data rates operating above 2.5 Gbps.
- 1178 All DPHY 2.0 compliant Transmitters shall provide the system integrator a mechanism to enable/disable 1179 SSC transmissions.
- 1180 SSC can be used in HS Data Transmission Mode. If used during HS Data Transmission Mode, SSC 1181 transmission shall be consistent during the entire mode.
- 1182 SSC should not be used in Escape mode.
- 1183 SSC shall be implemented within the Transmitter such that a single modulated profile, single modulation 1184 rate and a single SSC deviation is common between the clock and all High-speed data lanes.
- 1185 All SSC parameters are defined for the HS Clock.
- 1186 Modulation using a triangular profile for the frequency spread should be the baseline. Implementers can 1187 provide further emissions reduction using more-complex modulation profiles.

1188 **Table 34 Spread Spectrum Clocking Requirements**

Note:

- *1. The required SSC deviation is also called "Down-Spread".*
- *2. Any implementation with an SSC deviation significantly smaller than 5000 PPM may fail in EMI testing below 1 GHz clock rate (Data Rate < 2 Gbps).*
- *3. df/dt limit shall be for clock and all data lanes.*
- *4. Measured over a 0.5 µs interval using an alternating 010101010… input pattern at highest data rate. The measurements shall be low pass filtered using a filter with 3 dB cutoff frequency that is 60 times the modulation rate. The filter stopband rejection shall be a second order low-pass of 40 dB per decade. Evaluation of the maximum df/dt is achieved by inspection of the low-pass filtered waveform.*
- *5. Maximum change rate of 1250 PPM/µs is limiting the absolute value of the df/dt.*

10.2.3 Transmitter Eye Diagram Specification

 The Eye Diagram Specification shown below is applicable to Transmitters operating at data rates greater than 1.5 Gbps and less than or equal to 4.5 Gbps, and is specified for differential data signals with regard to the differential zero of the forwarded clock. This Transmitter Eye Diagram Specification applies after passing through the reference channel described in TLIS and differential termination of 100 Ohms. A Prorated Eye Diagram is specified for a higher BER to reduce validation time.

1194

Figure 58 TX Eye Diagram Specification

1196

1195 **Table 35 Transmitter Eye Diagram Specification**

Bit Error Rate	TEYE TX	VDIF TX
10^{-12}	0.5UI	40mV
10^{-6} (Prorated for Validation)	0.53UI	47mV

Figure 59 Transmitter Eye Diagram Validation Setup

10.2.4 Receiver Eye Diagram Specification

1197 The Receiver Eye Diagram Specification shown below defines the worst-case Eye that the Receiver shall 1198 tolerate while injected at the Rx pads. This Eye Diagram Specification applies to Receivers operating at 1199 data rates between 1.5 Gbps and 4.5 Gbps.

1200

Figure 60 Receiver Eye Diagram Specification

1201 **Table 36 Receiver Eye Diagram Specification**

1202

Figure 61 Receiver Eye Diagram Validation Setup

10.3 Reverse High-Speed Data Transmission Timing

1203 This section only applies to Half-Duplex Lane Modules that include Reverse High-Speed Data 1204 Transmission functionality.

1205 A Lane enters the Reverse High-Speed Data Transmission mode by means of a Link Turnaround procedure 1206 as specified in Section [6.5.](#page-35-0) Reverse Data Transmission is not source-synchronous; the Clock signal is 1207 driven by the Master side while the Data Lane is driven by the Slave side. The Slave Side transmitter shall 1208 send one data bit every two periods of the received Clock signal. Therefore, for a given Clock frequency, 1209 the Reverse direction data rate is one-fourth the Forward direction data rate. The bit period in this case is 1210 defined to be $4*U_{INST}$. UI_{INST} is the value specified for the full-rate forward transmission.

1211 Note that the clock source frequency may change between transmission bursts. However, all Data Lanes 1212 shall be in a Low-Power state before changing the clock source frequency.

1213 The conceptual overview of Reverse HS Data Transmission is shown i[n Figure 62.](#page-96-0)

Figure 62 Conceptual View of HS Data Transmission in Reverse Direction

 There are four possible phase relationships between clock and data signals in the Reverse direction. The Clock phase used to send data is at the discretion of the Slave side, but once chosen it shall remain fixed throughout that data transmission burst. Signal delays in the interconnect, together with internal signal delays in the Master and Slave Modules, cause a fixed, but unknown, phase relationship in the Master Module between received (Reverse) Data and its own (Forward) Clock. Therefore, the Reverse traffic arriving at the Master side may not be phase aligned with the Forward direction clock.

 Synchronization between Clock and Data signals is achieved with the Sync sequence sent by the Slave during the Start of Transmission (SoT). The Master shall include sufficient functionality to correctly sample the received data given the instantaneous UI variations of the Clock sent to the Slave.

 Reverse transmission by the Slave side is one-fourth of the Forward direction speed, based on the Forward direction Clock as transmitted via the Clock Lane. This ratio makes it easy to find a suitable phase at the Master Side for Data recovery of Reverse direction traffic.

 The known transitions of the received Sync sequence shall be used to select an appropriate phase of the clock signal for data sampling. Thus, there is no need to specify the round trip delay between the source of the clock and the receiver of the data.

The timing of the Reverse transmission as seen at the Slave side is shown in [Figure 63.](#page-97-0)

Figure 63 Reverse High-Speed Data Transmission Timing at Slave Side

10.4 Operating Modes: Data rate and Channel Support Guidance

 [Table 37](#page-97-1) shows the possible configurations of a transmitter, channel, and receiver that can be supported based on the DPHY 2.0 electrical specification.

- Mode 1 is the default configuration targeted to meet the maximum data rate.
- Mode 2 is an optional configuration targeted at supporting higher-loss interconnect.
- Modes 3 through 10 are optional configurations and are targeted at lowering system-level power
- consumption. A system design can use these modes based on the transmitter and receiver capabilities.
- This section is only a guide for system-level optimization.

11 Regulatory Requirements

1240 All MIPI D-PHY based devices should be designed to meet the applicable regulatory requirements.

12 Built-In HS Test Mode (Informative)

I2C, SPI, or similar (optional) ¹²⁴¹

Figure 64 Testing with Pattern Checkers and Generators

I2C, SPI, or similar (optional) ¹²⁴²

Figure 65 Alternative Testing with Loopback Mode

12.1 Introduction

 The standardized built-in test mode simplifies testing of the PHY layer of an Rx and a Tx. It may also be used for production testing, verification, interoperability testing, and self-testing. It requires a minimum set of registers to contain error and bit counters (see [Figure 64\)](#page-100-0), or alternatively support loopback testing (see [Figure 65\)](#page-100-1). The test mode is a PHY layer mode. As a result, use of the test mode should not require any protocol layers. It focuses on HS testing, because the LP operation and LP to HS transition was not modified by D-PHY Specification revisions above v1.0, and therefore can be tested as they were tested

> Copyright © 2007-2016 MIPI Alliance, Inc. 89 All rights reserved. **Confidential**

- 1249 before. This new mode will simplify the HS testing, and allows using the same or even less complicated / 1250 expensive equipment for testing new features such as SSC, Jitter, and equalization.
- 1251 The HS test mode allows testing the tolerance of:
- 1252 Jitter
- 1253 SSC parameters
- 1254 Equalization parameters
- 1255 HS amplitude and offset
- 1256 Clock to Data timing
- 1257 Intra-lane timing, if the device allows multi-lane testing
- 1258 Cross talk, if the device allows multi-lane testing
- 1259 It does not allow testing of:
- 1260 LP mode timing and level
- 1261 LP-HS timings
- 1262 ULPS mode timings and levels
- 1263 Protocol specific parameters

12.2 Entering the HS Test Mode

- 1264 Since the protocol should not be involved in entering the HS test mode, a simple pattern or sequence of LP 1265 states is defined to enter the test mode.
- 1266 The LP Trigger Escape Entry Code sequence from [Table 8](#page-39-0) (0b01011101) should be used to enter the test 1267 mode. If the device allows configuration via an external interface, then the test mode may also be activated 1268 by a configuration sequence via the external interface. In this case the vendor should publish the sequence 1269 required to activate the test mode.
- 1270 In HS test mode the Rx of the device should expect HS data. If comparators and (bit- and error-) counters 1271 to determine BER are built in, then these registers should be reset and the device should do the Clock-Data 1272 alignment as soon as it detects the alignment pattern a HS clock/2 pattern on all tested lanes. For a multi-1273 lane device this feature can be used to determine which lane(s) is/are tested. The Tx side should do the 1274 same as the test generator. It should send the initializing sequence for the HS test mode followed by the 1275 alignment pattern.

12.3 HS Test Mode

1276 After the alignment pattern the test generator should send a sync word on all tested data lanes 1277 (0b00011101) to allow the device to do the symbol synchronization. On the clock lane the clock pattern 1278 should be sent continuously. The test pattern is vendor specific and can be one or more of the following

- 1279 PRBS (PRBS 9 is preferred, Degree: $x^0 + x^5 + x^9$
- 1280 The compliance pattern (see CTS for definition)
- 1281 An application specific pattern.

 The PRBS9 is the preferred pattern. If the device supports this then for interoperability can be ensured. The definition of the pattern checkers follows the description of chapter 12 of the C-PHY Specification *[\[MIPI02\]](#page-17-0)*. For a clarification of the implementation, the following pattern should be expected [15:0] with a 16 bit seed register initialized 0x00FF:

0x00FF, 0x83DF, 0x1732,…, or binary (LSB first):

 0b11111111000000001111101111000001010011001110100001110010100100001110011110 0010110101000110110011011000111000100100100011101010110000001000100011000110 0010000100101010100111001000101111011000010101000100111011111001011010100001 0010010011011111001001111110110000110011001010010100110001100011111101001011 0011100011010001011110011010011010010111011111000110110110101100001011010000 0110110010101010111110111010100101000000001110111010010100101110011100010101 1101011110110011000010010010110111101000011011100001011001

 If a vendor specific pattern is used, then the device vendor should supply the specification of the test 1295 pattern. Comparable results will be obtained in case that this pattern is balanced and the transition density is close to the value for a PRBS9 or the compliance pattern.

 In case of internal pattern checkers, it is possible for the test generator and the pattern checkers to lose synchronization. In this case the BER will never get back to 0 again, even if the data are recognized properly again. In this case there are two possibilities:

- 1300 One can be that the pattern checkers do a re-initialization with the default seed and wait for the seed pattern in case of a PRBS as test pattern, or wait for the first word(s) in the test pattern. In this case, the first word(s) should be somehow unique. The detection of a lost synchronization may be done internally, if too many errors occur (threshold vendor specific).
- The second possibility to re-initialize a synchronization loss may be to interrupt the clock. In this case, the re-initialization can be triggered from external by stopping the clock. The device should not exit from HS Test Mode. The de-serialization may be restarted by a sync word followed by the test pattern. An interruption of the clock should reset the PRBS generators, and the device should 1308 wait again for the sync pattern. The interruption detection time should set equal to the $T_{\text{Clk-Miss}}$ time (se[e Table 14\)](#page-49-0).

 In case of using loopback (see [Figure 65\)](#page-100-1) for test mode, the test pattern should be send back via one or more Tx lanes (defined by the vendor). The loopback data signal should be retimed with the received clock. 1312 By this filtering, any jitter on data will be removed, while the clock received by the Rx should be routed through without any retiming.

 Note: For PHY interoperability (without testing equipment), it is required that at least one device have integrated pattern generators and checkers (see [Figure 64\)](#page-100-0), and that both devices support the same test 1316 pattern. In this case, implementing the pattern-generators-and-checker method is recommended as this gives more flexibility then the loopback mode.

- The equalization setting should be kept constant since the last HS setting before activating the test mode. Tx testing can be done by using a test generator applying the necessary pattern for Tx testing (see CTS). 1320 Triggering the Tx HS test pattern generation requires activating the test mode via an external interface. If the test mode was triggered by a test generator via the Rx side of the device, then the Tx needs to send the - same data as received by Rx (loopback) or the counter values (error checkers).
- In case of using pattern checkers and counter register, the vendor should specify how to access these registers. Access to these counters can be implemented either via an external interface such as I2C or SPI, 1325 or else the device should send the counter values via its one D-PHY Tx lane. The counters should have enough depth to allow at least 20 seconds of operation without overrun. In case of overflow the counters should start over with 0. The bit/frame counter register can contain a bit counter or a frame counter, in which the vendor needs to specify the factor between counter value and number of received bits. The error counter always should contain the number of errors. To support Tx testing of devices that support the test mode via pattern checkers, the Tx lanes can send the bit/error counters as continuous data stream; or, if the values of the counters are not sent via the link, it can automatically send a test pattern specified by the device vendor.

12.4 Special Case: Multi-Lane Testing

 If the device allows using PRBS as test pattern on more than one lane, each lane should use a different 1334 seed. Lane 0 should use 0xFF, lane 1 should use 0xFE, and so on, to have different data crossing the link on each lane. This allows cross talk to be tested. If an application-specific pattern is used, these patterns should also be constructed such that they are different from lane to lane. The exact definition of application-specific test patterns is left to the device vendor, and must be documented by the device vendor.

12.5 Exiting from HS Test Mode

1338 After entering the test mode, the device should remain in test mode until directed to leave test mode, for 1339 example by an LP11 state applied for at least 500 ms, or by the device being power cycled.

1340 If it is possible to configure the test mode via an external interface, then the same interface can also be used 1341 to exit the test mode. In this case, the device vendor must document the exit sequence.

Annex A Logical PHY-Protocol Interface Description (informative)

 The PHY Protocol Interface (PPI) is used to make a connection between the PHY Lane Modules and the higher protocol layers of a communication stack. The interface described here is intended to be generic and application independent.

 This annex is informative only. Conformance to the D-PHY specification does not depend on any portion of the PPI defined herein. Because of that, this annex avoids normative language and does not use words like "shall" and "should." Instead, present tense language has been used to describe the PPI, utilizing words like "is" and "does." The reader may find it helpful to consider this annex to be a description of an example implementation, rather than a specification. The signaling interface described in this annex, The PHY Protocol Interface (PPI) is optional. However, if a module includes the PPI Interface, it shall implement it as described in this annex.

 This PPI is optimized for controlling a D-PHY and transmitting and receiving parallel data. The interface described here is defined as an on-chip connection, and does not attempt to minimize signal count or define 1354 timing parameters or voltage levels for the PPI signals.

A.1 Signal Description

 [Table 38](#page-105-0) defines the signals used in the PPI. For a PHY with multiple Data Lanes, a set of PPI signals is used for each Lane. Each signal has been assigned into one of six categories: High-Speed transmit signals, High-Speed receive signals, Escape mode transmit signals, Escape mode receive signals, control signals, and error signals. Bi-directional High-Speed Data Lanes with support for bi-directional Escape mode include nearly all of the signals listed in the table. Unidirectional Lanes or Clock Lanes include only a subset of the signals. The direction of each signal is listed as "I" or "O". Signals with the direction "I" are PHY inputs, driven from the Protocol. Signals with the direction "O" are PHY outputs, driven to the 1362 Protocol. For this logical interface, most clocks are described as being generated outside the PHY, although any specific PHY may implement the clock circuit differently.

 The "Categories" column in [Table 38](#page-105-0) indicates for which Lane Module types each signal applies. The category names are described in [Table 1](#page-24-0) and are summarized here for convenience. Each category is described using a four-letter acronym, defined as <Side, HS-capabilities, Escape-Forward, Escape- Reverse>. The first letter, Side, can be M (Master) or S (Slave). The second letter, High-Speed capabilities, can be F (Forward data), R (Reverse and Forward data), or C (Clock). The third and fourth letters indicate Escape mode capability in the Forward and Reverse directions, respectively. For Data Lanes, the third letter can be A (All) or E (Events – Triggers and ULPS only), while the fourth letter can be A (All, including LPDT), E (Events, triggers and ULPS only), Y (Any but not None: so A or E) or N (None). For a Data 1372 Lane, any of the four identification letters can be replaced by an X, to indicate that each of the available 1373 options is appropriate. For a Clock Lane, only the first letter can be X, while the other three letters are always CNN.

- The signal description includes options for the designer to choose a data path width to simplify the task of 1376 timing closure between the D-PHY and high-level protocol logic.
- 1377 The protocol and D-PHY will select data path widths as described i[n Table 38](#page-105-0) that are most appropriate for the operation. The bus width selection is based on logical binary input as explained in TxDataWidthHS[1:0] and RxDataWidthHS[1:0]. Bus width can be modified based on operational requirements after the completion of the current burst. It is not necessary for the PPI data path width of the transmit function in one IC to match the PPI data path width of the receive function in another IC. The D-PHY has the ability to transmit and receive any integer number of words greater than zero, regardless of the width of the PPI Tx and Rx data paths. A set of data-valid signals accompany each set of data transferred over the PPI to indicate which words contain valid data to transmit or which words contain data that was actually received from the channel.
- All timing diagrams in this section refer to a one-byte bus-width case.

Copyright © 2007-2016 MIPI Alliance, Inc. 93 All rights reserved. **Confidential**

1387 **Table 38 PPI Signals**

1388 [Table 39](#page-114-0) summarizes the signals that are affected by the choice of the transmit data path width.

Table 39 Tx HS PPI Signals, Impact of Data Path Width

1389 [Table 40](#page-114-1) summarizes the signals that are affected by the choice of the transmit data path width.

Table 40 Rx HS PPI Signals, Impact of Data Path Width

A.2 High-Speed Transmit from the Master Side

 [Figure 66](#page-115-0) shows an example of a High-Speed transmission on the Master side. While TxRequestHS is low, the Lane Module ignores the value of TxDataHS. To begin transmission, the protocol drives TxDataHS with the first byte of data and asserts TxRequestHS. This data byte is accepted by the PHY on the first rising edge of TxWordClkHS with TxReadyHS also asserted. At this point, the protocol logic drives the next data byte onto TxDataHS. After every rising clock cycle with TxReadyHS active, the protocol supplies a new valid data byte or ends the transmission. After the last data byte has been transferred to the Lane Module, TxRequestHS is driven low to cause the Lane Module to stop the transmission and enter Stop state. The minimum number of bytes transmitted could be as small as one.

Figure 66 Example High-Speed Transmission from the Master Side (One-Byte Bus Width)

A.3 High-Speed Receive at the Slave Side

1399 [Figure 67](#page-115-1) shows an example of a High-Speed reception at the Slave side. The RxActiveHS signal indicates 1400 that a receive operation is occurring. A normal reception starts with a pulse on RxSyncHS followed by 1401 valid receive data on subsequent cycles of RxWordClkHS. Note that the protocol is prepared to receive all 1402 of the data. There is no method for the receiving protocol to pause or slow data reception.

1403 If EoT Processing is performed inside the PHY, the RxActiveHS and RxValidHS signals transition low 1404 following the last valid data byte, Bn. See [Figure 67.](#page-115-1)

1405 If EoT processing is not performed in the PHY, one or more additional bytes are presented after the last 1406 valid data byte. The first of these additional bytes, shown as byte "C" in [Figure 67,](#page-115-1) is all ones or all zeros. 1407 Subsequent bytes may or may not be present, and can have any value. For a PHY that does not perform 1408 EoT processing, the RxActiveHS and RxValidHS signals transition low simultaneously some time after 1409 byte "C" is received. Once these signals have transitioned low, they remain low until the next High-Speed 1410 data reception begins.

1411

Figure 67 Example High-Speed Receive at the Slave Side (One-Byte Bus Width)

A.4 High-Speed Transmit from the Slave Side

 A Slave can only transmit at one-fourth the bandwidth of a Master. Because of this, the TxReadyHS signal is not constant high for a transmitting slave. Otherwise, the transmission is very much like that seen at the PPI interface of a transmitting Master-side Lane Module. [Figure 68](#page-116-0) shows an example of transmitting from the Slave side.

1416

Figure 68 Example High-Speed Transmit from the Slave Side (One-Byte Bus Width)

A.5 High-Speed Receive at the Master Side

1417 Because a Slave is restricted to transmitting at one-fourth the bandwidth of a Master, the RxValidHS signal is only asserted one out of every four cycles of RxWordClkHS during a High-Speed receive operation at the Master side. An example of this is shown in [Figure 69.](#page-116-1) Note that, depending on the bit rate, there may be one or more extra pulses on RxValidHS after the last valid byte, Bn, is received.

1421

Figure 69 Example High-Speed Receive at the Master Side (One-Byte Bus Width)

A.6 Low-Power Data Transmission

 For Low-Power data transmission the TxClkEsc is used instead of TxDDRClkHS-I/Q and TxWordClkHS. Furthermore, while the High-Speed interface signal TxRequestHS serves as both a transmit request and a data valid signal, on the Low-Power interface two separate signals are used. The Protocol directs the Data 1425 Lane to enter Low-Power data transmission Escape mode by asserting TxRequestEsc with TxLpdtEsc high. The Low-Power transmit data is transferred on the TxDataEsc lines when TxValidEsc and TxReadyEsc are 1427 both active at a rising edge of TxClkEsc. The byte is transmitted in the time after the TxDataEsc is accepted by the Lane Module (TxValidEsc = TxReadyEsc = high) and therefore the TxClkEsc continues running for 1429 some minimum time after the last byte is transmitted. The Protocol knows the byte transmission is finished when TxReadyEsc is asserted. After the last byte has been transmitted, the protocol de-asserts TxRequestEsc to end the Low-Power data transmission. This causes TxReadyEsc to return low, after which the TxClkEsc clock is no longer needed. Whenever TxRequestEsc transitions from high-to-low, it always remains in the low state for a minimum of two TxClkEsc clock cycles. [Figure 70](#page-117-0) shows an example Low-Power data transmission operation.

Figure 70 Low-Power Data Transmission

A.7 Low-Power Data Reception

1436 [Figure 71](#page-117-1) shows an example Low-Power data reception. In this example, a Low-Power escape "clock" is 1437 generated from the Lane Interconnect by the logical exclusive-OR of the Dp and Dn lines. This "clock" is 1438 used within the Lane Module to capture the transmitted data. In this example, the "clock" is also used to 1439 generate RxClkEsc.

 The signal RxLpdtEsc is asserted when the escape entry command is detected and stays high until the Lane returns to Stop state, indicating that the transmission has finished. It is important to note that because of the asynchronous nature of Escape mode transmission, the RxClkEsc signal can stop at anytime in either the high or low state. This is most likely to happen just after a byte has been received, but it could happen at other times as well.

Figure 71 Example Low-Power Data Reception

A.8 Turn-around

1446 If the Master side and Slave side Lane Modules are both bi-directional, it is possible to turn around the 1447 Link for High-Speed and/or Escape mode signaling. As explained in Section [6.5,](#page-35-0) which side is allowed to 1448 transmit is determined by passing a "token" back and forth. That is, the side currently transmitting passes 1449 the token to the receiving side. If the receiving side acknowledges the turn-around request, as indicated by 1450 driving the appropriate line state, the direction is switched.

1445

[Figure 72](#page-118-0) shows an example of two turn-around events. At the beginning, the local side is the transmitter, 1452 as shown by Direction=0. When the protocol on this side wishes to turn the Lane around (i.e. give the token to the other side), it asserts TurnRequest for at least one cycle of TxClkEsc. This initiates the turn-around procedure. The remote side acknowledges the turn-around request by driving the appropriate states on the Lines. When this happens, the local Direction signal changes from transmit (0) to receive (1).

- 1456 Later in the example o[f Figure 72,](#page-118-0) the remote side initiates a turn-around request, passing the token back to
- 1457 the local side. When this happens, the local Direction signal changes back to transmit (0). Note that there is
- 1458 no prescribed way for a receiver to request access to the Link. The current transmitter is in control of the
- 1459 Link direction and decides when to turn the Link around, passing control to the receiver.
- 1460 If the remote side does not acknowledge the turn-around request, the Direction signal does not change.

Figure 72 Example Turn-around Actions Transmit-to-Receive and Back to Transmit

A.9 Calibration

 Initiation of periodic deskew calibration from the transmitter can be done using the TxSkewCalHS pin on the PPI interface. This is an optional signal pin, and periodic deskew is an optional feature. Receiver deskew can be by-passable using the receiver configuration control. [Figure 73](#page-119-0) shows the PPI signal outputs as they operate during high-speed data transmission in normal mode.

Figure 73 Periodic Skew Calibration - PPI Signal in Normal Mode

1467 [Figure 74](#page-120-0) shows the PPI signal outputs as they operate during skew calibration in high-speed data 1468 transmission. It is possible for the RxWordClkHS to vary in frequency and duty cycle during the deskew 1469 operation. If the RxWordClkHS is varied, the period variation from clock period to clock period shall not 1470 be reduced by more than 0.5 UI with respect to the nominal period of RxWordClkHS.

1466

1471

1472

Figure 74 Periodic Skew Calibration - PPI Signal during Skew Calibration

A.10 Optical Link Support

Figure 75 Typical System Setup with Optical Interconnect

1473 [Figure 75](#page-120-1) shows a typical setup for a D-PHY system using an optical link.

 The setup consists of a D-PHY Master providing the master clock and data lanes, and a serializer which multiplexes the data content of N data lanes into a single bit stream with embedded clock. The HS clock provided on the master clock lane is used as a reference for the clock multiplying unit in the serializer. The single bit stream is then converted from an electrical signal to an optical signal by means of a laser driver and a laser diode (LD) connected to it.

1479 The optical signal transmitted through the optical fiber is converted back to an electrical signal by means of 1480 a photo diode (PD) and a transimpedance amplifier (TIA). The de-serializer synchronizes to the clock 1481 embedded in the serial data stream and de-multiplexes the data content of N data lanes. The output of the 1482 de-serializer to the D-PHY Slave is composed of a set of N D-PHY-compliant data lanes and a D-PHY 1483 compliant clock lane which replicates the D-PHY signal input to the serializer.

1484 An optical link implemented in this manner provides a transparent interface between a D-PHY Master and 1485 a D-PHY Slave.

A.10.2 Serializer and De-Serializer Block Diagrams

Figure 76 Block Diagram of Typical Serializer for Optical Link

1487

1486

Figure 77 Block Diagram of Typical De-Serializer for Optical Link

1488 [Figure 76](#page-121-0) and [Figure 77](#page-121-1) show typical block diagrams for serializers and de-serializers used to implement 1489 the optical link.

110 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

A.10.3 Timing Constraints

1490

Figure 78 Delay Between Start of HS Clock and HS Data Transmission Without Optical Link

1491 [Figure 78](#page-122-0) shows that in a purely electrical D-PHY interconnect, there is a timing delay between the start of 1492 HS clock transmission and the start of HS data transmission equal to the sum of $T_{CLK-PRE} + T_{LPX} + T_{HS}$ 1493 SETTLE. However if an optical link is added as shown in [Figure 75,](#page-120-1) then the serializer's clock multiplying 1494 unit (typically a PLL) and the de-serializer's clock and data recovery (CDR) require synchronization times 1495 that exceed this timing delay.

1496 Therefore, for an optical D-PHY interconnect an additional wait time $T_{WAT-OPTICAL}$, shall be inserted before 1497 any HS data is transmitted, in order to provide enough timing headroom for the optical link to establish 1498 synchronization.

Figure 79 Delay Between Start of HS Clock and HS Data Transmission With Optical Link

1500 [Figure 79](#page-122-1) illustrates the additional wait time $T_{WAT-OPTICAL}$ inserted between the end of $T_{CLK-PRE}$ and the 1501 beginning of T_{LPX} of the first data lane scheduled to switch from STOP state to HS data mode. The 1502 additional wait time T_{WAIT-OPTICAL} ensures that the optical link is fully synchronized by the time the first 1503 data lane switches from the STOP state to HS data mode. If the duration of the inserted T_{WAIT-OPTICAL} is too

1504 short, then the optical link will not be able to correctly transmit the beginning of the next HS data burst, 1505 resulting in loss of state information and of HS data.

A.10.4 System Constraints

A.10.4.1 Bus Turnaround

1506 Due to the optical link's inherently unidirectional nature, bus turnaround (BTA) may not be supported with 1507 an optical link.

A.10.4.2 Equalization (De-emphasis), Deskewing, and Spread Spectrum Clocking

 Equalization (de-emphasis), deskewing and spread spectrum clocking may be supported by the optical link manufacturer. This must be stated in the corresponding datasheet of the optical link. If these features are included in the optical link, then the electrical inputs of the optical link shall follow the D-PHY 1511 specification for a D-PHY RX, and the electrical outputs of the optical link shall follow the specification for a D-PHY TX for these features. System integrators must take care to ensure compliance during implementation.

A.10.4.3 TWAIT-OPTICAL

1514 [Table 41](#page-123-0) specifies TWAIT-OPTICAL, the parameter for additional wait time for synchronization of the optical 1515 link.

Table 41 Timing with Optical Link

Annex B Interconnect Design Guidelines (informative)

1516 This appendix contains design guidelines in order to meet the interconnect requirements as specified in 1517 Section [8.](#page-64-0)

B.1 Practical Distances

1518 The maximum Lane flight time is defined at two nanoseconds. Assuming less than 100ps wiring delay 1519 within the RX-TX modules each, the physical distance that can be bridged with external interconnect is 1520 around 54cm/√ε. For most practical PCB and flex materials this corresponds to maximum distances around 1521 25-30 cm.

B.2 RF Frequency Bands: Interference

 On one side of the Lane there are the RF interference frequencies, which disturb the signals of the Lane. Most likely the dominant interferers are the transmit band frequencies of wireless interconnect standards. 1524 On the other side there are the frequencies for which generated EMI by the Lane should be as low as possible because very weak signals in these bands must be received by the radio IC. Some important frequency bands are:

- 1527 Transmit Bands
- 1528 GSM 850 (824-849 MHz)
- 1529 GSM 900 (880-915 MHz)
- 1530 GSM DCS (1710-1785 MHz)
- 1531 GSM PCS (1850-1910 MHz)
- 1532 WCDMA (1920-1980 MHz)
- 1533 FLASH-OFDM, GSM (450 MHz)
- 1534 Receive Bands:
- 1535 GSM 850 (869-894 MHz)
- 1536 GSM 900 (925-960 MHz)
- 1537 GSM DCS (1805-1880 MHz)
- 1538 GSM PCS (1930-1990 MHz)
- 1539 WCDMA (2110-2170 MHz)
- 1540 GPS (1574-1577 MHz)

1541 It is important to identify the lowest interference frequency with significant impact, as this sets 'f_{INTMIN}'. 1542 For this specification, f_{INT,MIN} is decided to be 450 MHz, because this frequency will most likely be used as 1543 the new WCDMA band in the USA in the future.

B.3 Transmission Line Design

 In most cases the transmission lines will either be designed as striplines and/or micro-striplines. The coupling between neighboring lines within a pair is small if the distance between them is >2x the dielectric thickness. For the separation of multiple pairs it is highly recommended to interleave the pairs with a ground or supply line in order to reduce coupling.

B.4 Reference Layer

1548 In order to achieve good signal integrity and low EMI it is recommended that either a ground plane or a 1549 ground signal is in close proximity of any signal line.

B.5 Printed-Circuit Board

1550 For boards with a large number of conductor layers the dielectric spacing between layers may become so 1551 small that it would be hard to meet the characteristic impedance requirements. In those cases a micro-1552 stripline in the top or bottom layers may be a better solution.

B.6 Flex-foils

1553 Either two conductor layers or a reasonable connected cover layer makes it much easier to meet the 1554 specifications

B.7 Series Resistance

1555 The DC series resistance of the interconnect should be less than 5 Ohms in order to meet the specifications. 1556 It is strongly recommended to keep the resistance in the ground connection below 0.2 Ohm. Furthermore, it 1557 is recommended that the DC ground shift be less than 50mV, which may require an even lower value if a
1558 large current is flowing through this ground. The lower this ground series resistance value can be made, the large current is flowing through this ground. The lower this ground series resistance value can be made, the 1559 better it is for reliability and robustness.

B.8 Connectors

 Connectors usually cause some impedance discontinuity. It is important to carefully minimize these discontinuities by design, especially with respect to the through-connection of the reference layer. Although connectors are typically rather small in size, the wrong choice can mess-up signals completely. Please note that the contact resistance of connectors is part of the total series resistance budget and should therefore be sufficiently low.

Annex C 8b9b Line Coding for D-PHY (normative)

 Raw data transmission without constraining the data set does not allow in-band control signaling (control symbols inserted into the data stream) during transmission. Line coding conditions the possible bit sequences on the wires and provides reserved codes to include additional control features. Useful additional features may be, for example, idle symbols, specific-event identifiers, sync patterns, and protocol markers.

1569 Comma codes, bit sequences that do not appear anywhere in the data stream (in the absence of bit errors) 1570 unless these are intentionally transmitted, provide synchronization features and are very useful to increase 1571 robustness.

1572 Furthermore, a line-coding scheme that guarantees a minimum edge density improves the signaling quality 1573 and enables skew calibration in the PHY.

 [Figure 80](#page-126-0) shows how the line coding sub-layer fits into the standard hierarchy. The line coding can be considered as a separate sub-layer on top of the basic D-PHY. Optimizations by merging layers are allowed if the resulting solution complies with the PHY specification. These optimization choices are left to 1577 implementers.

1578

Figure 80 Line Coding Layer Example

1579 Note that the line coding sub-layer is optional. Protocols may exploit only the baseline PHY without line 1580 coding. This feature is provided for compatibility with existing protocols. However, in case a protocol 1581 decides to use line coding, it shall be implemented as described in this annex.

1582 The PHY-protocol interface above the line coding sub-layer (EPPI) is very similar to the PPI. Some 1583 additional signals enable a more functional and flexible control of the PHY with Line Coding. For details of 1584 the EPPI see Section [C.5.](#page-131-0)

C.1 Line Coding Features

1585 The 8b9b line coding scheme provides features to both the PHY and protocol layers.

C.1.1 Enabled Features for the Protocol

- 1586 Comma code marker for special protocol features
- 1587 Word synchronization/resynchronization during transmission bursts
- 1588 Automatic idling support; no need for TX to always provide valid data during transmission
- 1589 Possibility for future PHY compatible PHY-Protocol Interface (PPI)

C.1.2 Enabled Features for the PHY

- 1590 On-the-fly word resynchronization
- 1591 Simplification of EoT signaling
- 1592 Reduced latency
- 1593 Automatic idle symbol insertion and removal in absence of data
- 1594 Skew calibration in the RX possible

C.2 Coding Scheme

1595 This section describes the details of the coding scheme.

C.2.1 8b9b Coding Properties

- 1596 The 8b9b coding has the following properties: 1597 • All code words are nine bits long. Data is encoded byte-wise into 9-bit words, which corresponds 1598 to a 12.5% coding overhead. 1599 • Sixteen regular exception codes, i.e. code words that do not appear as regular data words, but 1600 require word sync for reliable recognition, are available. 1601 • Six unique exception codes, i.e. code words that do not appear within any sliding window except 1602 when that code word is transmitted, are available. 1603 • Guaranteed minimum edge density of at least two polarity transitions per word. Therefore, each 1604 word contains at least two ones and two zeros. 1605 • Simple logical functions for encoding and decoding 1606 • Run length is limited to a maximum of seven bits. Data codes have a maximum run length of five 1607 bits, unique exception codes have run lengths of six or seven bits. **C.2.2 Data Codes: Basic Code Set** 1608 Assume the following notation for the input data word and the coded data word: 1609 • 8-bit data byte: $[B_1 B_2 B_3 X_1 X_2 Q_1 Q_2 Q_3]$ 1610 • 9-bit code word: $[B_1 X_1 Y_1 Y_2 B_2 B_3 Y_3 Y_4 X_2]$ 1611 The 256 data codes are denoted by Dxxx, where xxx is the value of the corresponding 8-bit data byte.
- 1612 The 8-bit data byte shall be the input for the encoding, and result of the decoding, function. There can be 1613 any arbitrary bijective 8b-to-8b logical transformation function between real source data bytes from the 1614 protocol and the input data bytes for encoding, as long as the inverse function is present at the receiver side. 1615 If such a function is used, it shall be defined in the protocol specification.
- 1616 The bits ${B_1, B_2, B_3, X_1, X_2}$ appear directly in the code words as can be seen in the code word structure.
- 1617 {Q₁, Q₂, Q₃} are the remaining three bits in the data byte, which are encoded into {Y₁, Y₂, Y₃, Y₄} using
- 1618 ${X_1, X_2}$. The decoding of ${Y_1, Y_2, Y_3, Y_4}$ into ${Q_1, Q_2, Q_3}$ does not require ${X_1, X_2}$.
- 1619 The relation between Q_i , X_i and Y_i is shown i[n Table 42.](#page-128-0)

1620 **Table 42 Encoding Table for 8b9b Line Coding of Data Words**

Note:

x = don't care

1621 The logical relation for encoding between ${Q_1, Q_2, Q_3, X_1, X_2}$ and ${Y_1, Y_2, Y_3, Y_4}$ is given by the 1622 following equations:

ng can be implemented with a few dozen logic 1633 gates and therefore do not require additional hardware such as a lookup table or storage of history data.

C.2.3 Comma Codes: Unique Exception Codes

 Unique means that these codes are uniquely identifiable in the data stream because these sequences do not occur in any encoding or across word boundaries, assuming no bits are corrupted. The data-encoding scheme described in Section [C.2.2](#page-127-0) enables a very simple run-length limit based unique exception code mechanism.

 There are four code sequences available, called Type A Comma codes, with a run length of six bits, and two code sequences, called Type B Comma codes, with a run length of seven bits. Currently, four Comma codes are sufficient to cover the required features and therefore only Type A Comma codes are used. Type B Comma codes are reserved for future use.

1642 **Table 43 Comma Codes**

C.2.4 Control Codes: Regular Exception Codes

1643 The normal data set does not use all codes with a maximum run-length of five bits. There are two 1644 combinations of the ${X_i, Y_i}$ bits that do not appear in any data code word that are available as regular 1645 exception codes. Since Comma Codes are defined to have a run-length of six or seven bits, this gives three 1646 freely usable bits per code word and results in $2*2^3=16$ different Regular Exception Codes. The syntax of 1647 the Regular Exception Code words is given in [Table 44,](#page-129-0) where the bits B_1 , B_2 and B_3 can have any binary 1648 value.

1649 **Table 44 Regular Exception Code Structure**

1650 These code words are not unique sequences like the Comma codes described in [Table 43,](#page-129-1) but can only be 1651 used as exception codes if word sync is already accomplished. These codes are currently reserved and not 1652 yet allocated to any function.

C.2.5 Complete Coding Scheme

1653 The complete code table can be found in [Table 46.](#page-132-0)

C.3 Operation with the D-PHY

1654 The line coding impacts the payload of transmission bursts. Section [C.3.1](#page-129-2) described the generic issues for 1655 both HS and LP transmission. Section [C.3.2](#page-130-0) and Section [C.3.3](#page-130-1) describe specific details for HS and LP 1656 transmission, respectively.

C.3.1 Payload: Data and Control

1657 The payload of a HS or LP transmission burst consists of concatenated serialized 9-bit symbols, 1658 representing both data and control information.

C.3.1.1 Idle/Sync Comma Symbols

 Idle/Sync Comma code words can be present as symbols within the payload of a transmission burst. These symbols are inserted either on specific request of the protocol, or autonomously when there is a transmission request but there is no valid data available either at the beginning, or anywhere, during transmission. The Idle pattern in the latter case is an alternating C601 and C610 sequence, until there is valid data available to transmit, or transmission has ended. Idle periods may begin with either of the two prescribed Idle symbols. The RX-side PHY shall remove Idle/Sync symbols from the stream and flag these events to the protocol.

C.3.1.2 Protocol Marker Comma Symbol

1666 Comma symbol C600 (Protocol Marker) is allocated for use by protocols on top of the D-PHY. This 1667 symbol shall be inserted in the stream on request of the TX-side protocol and flagged by the receiving PHY 1668 to the RX-side protocol.

C.3.1.3 EoT Marker

1669 Comma symbol C611 is allocated as the EoT Marker symbol.

C.3.2 Details for HS Transmission

C.3.2.1 SoT

- 1670 The SoT procedure remains the same as the raw data D-PHY SoT. See Section [6.4.2.](#page-32-0) The SoT sequence 1671 itself is NOT encoded, but can be easily recognized.
- 1672 The first bit of the first transmitted code symbol of a burst shall be aligned with the rising edge of the DDR 1673 clock.

C.3.2.2 HS Transmission Payload

- 1674 The transmitted burst shall consist of concatenated serialized 9-bit symbols as described in Section [C.3.1.](#page-129-2)
- 1675 The TX-side PHY can idle by sending the Idle sequences as described in Section [C.3.1.1](#page-129-3)

C.3.2.3 EoT

- 1676 The TX-side PHY shall insert an EoT marker symbol at the moment the request for HS transmission is 1677 withdrawn. The transmitter can pad additional bits after this EoT-Marker symbol before actually switching 1678 to LP mode (EoT sequence).
- 1679 The RX-side PHY shall remove the EoT-Marker symbol and any additional bits appearing after it. Note that 1680 with line coding, EoT-processing by backtracking on LP-11 detection to avoid (unreliable) non-payload bits 1681 on the PPI is no longer required as the EoT marker symbol notifies the RX-side PHY before the End-of-1682 Transmission.

C.3.3 Details for LP Transmission

C.3.3.1 SoT

1683 The start of LP transmission is identical to basic D-PHY operation.

C.3.3.2 LP Transmission Payload

- 1684 The transmitted burst shall consist of concatenated serialized 9-bit symbols as described in Section [C.3.1.](#page-129-2)
- 1685 During LPDT, the TX-side PHY can idle in two ways: either it can send the Idle sequences as described in 1686 Section [C.3.1.1](#page-129-3) and implicitly provide a clock signal to the RX-side PHY, or it can pause the transmission 1687 by keeping the Lines at LP-00 (Space) for a certain period of time between bits, which interrupts the clock 1688 on the RX side, but minimizes power consumption.
	-

C.3.3.3 EoT

- 1689 The TX-side PHY shall insert an EoT marker symbol at the moment the request for LP transmission is
- 1690 withdrawn. The TX-side PHY can pad additional (spaced-one-hot) bits after the EoT-Marker symbol before 1691 actually ending the transmission by switching via Mark to Stop state (End of LPDT procedure).
- 1692 The RX-side PHY shall remove the EoT-marker symbol and any additional bits appearing after it.

C.4 Error Signaling

1693 The usage of a line code scheme enables the detection of many signaling errors. These errors include:

- 1694 Non-existing code words
- 1695 Non-aligned Comma symbols
- 1696 EoT detection without detection of EoT-Marker

1697 Detection and flagging of errors is not required, but may help the protocol to recover faster from an error 1698 situation.

C.5 Extended PPI

1699 The interface to the protocol shall be extended with functional handles (TX) and flags (RX) to manage the 1700 usage of Comma symbols. Whenever necessary, the transmitting PHY can hold the data delivery from the 1701 protocol to the TX PHY with the TxReadyHS or TxReadyEsc signal. This is already provided for in the 1702 current PPI.

1703 The PPI shall be extended with a TX Valid signal for HS data transmission, TxValidHS. Encoded operation 1704 allows for Idling of the Link when there is no new valid data. If the transmitter is ready and the provided 1705 data is not valid, an Idle symbol shall be inserted into the stream. Note, contrary to the basic PHY PPI, the 1706 Valid signals for a coded PHY can be actively used to manage the data on both TX and RX sides. This 1707 arrangement provides more flexibility to the PHY and Protocol layers. For LPDT, this Valid signaling 1708 already exists in the PPI. Addition of TxValidHS signal eliminates the constraint in the PPI description for 1709 TxRequestHS that the "protocol always provides valid data".

1710 On the RX side, errors may be flagged to the protocol in case unexpected sequences are observed. Although 1711 many different errors are detectable, it is not required that all these errors flags be implemented. The 1712 number of error flags implemented depends on the cost/benefit trade-off to be made by the implementer. 1713 These error features do not impact compliance of the D-PHY. The signals are mentioned here for 1714 informative purposes only.

1715 All control signals shall remain synchronous to the TxWordClk, or RxWordClk. The control signal clock 1716 frequency shall be equal to or greater than $1/(n * 9)$ of the serial bit rate, where n is the data bus width in 1717 **bytes.**

1718 [Table 45](#page-131-1) lists the additional signals for the PPI on top of the coding sub-layer (EPPI) for an 8-bit interface 1719 only.

1720 **Table 45 Additional Signals for (Functional) PPI**

Symbol	Dir	Categories	Description
TxProMarkerEsc	ш	MXAX (SXXA)	Functional handle to insert a Protocol-marker symbol in the serial stream for LPDT. Active HIGH signal
TxProMarkerHS		MXXX (SRXX)	Functional handle to insert a Protocol-marker symbol in the serial stream for HS transmission. Active HIGH signal
TxValidHS		MXXX (SRXX)	Functional handle for the protocol to hold on providing data to the PHY without ending the HS transmission. In the case of a continued transmission request without Valid data, the PHY coding layer inserts Idle symbols. Active HIGH signal
RxAlignErrorEsc	O	SXAX (MXXA)	Flag to indicate that a Comma code has been observed in the LPDT stream that was not aligned with the assumed word boundary. Active HIGH signal (optional)

C.6 Complete Code Set

1721 [Table 46](#page-132-0) contains the complete code set.

1722 **Table 46 Code Set (8b9b Line Coding)**

126 Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

Note:

Rsvd = Reserved

Participants

The list below includes those persons who participated in the Working Group that developed this Specification and who consented to appear on this list.

Mario Ackers, Toshiba Corporation Deepak Khanchandani, Texas Instruments Giovanni Angelo, Freescale Semiconductor SeungLi Kim, Samsung Electronics, Co. Radha Atukula, NVIDIA **Marcin Kowalewski, Synopsys, Inc.** Marcin Kowalewski, Synopsys, Inc. Changhoon Baek, Samsung Electronics, Co. Myoungbo Kwak, Samsung Electronics, Co. Andrew Baldman, MIPI Alliance, Inc. The Contract Luke Lai, NVIDIA Cedric Bertholom, STMicroelectronics Thomas Langer, Toshiba Corporation Gerrit den Besten, NXP Semiconductor Ricky Lau, ATI Technologies, Inc. Ignatius Bezzam, Arasan Chip Systems, Inc. Ed Liu, NVIDIA Thomas Blon, Silicon Line GmbH Thomas Marik, BitifEye Digital Test Solutions GmbH Mark Braun, Motorola Mobility, LLC David Meltzer, Seiko Epson Corp. George Brocklehurst, Mindspeed Technologies, Inc. Patrick Mone, Texas Instruments Incorporated Dominique Brunel, STMicroelectronics Marcus Muller, Nokia Corporation Thierry Campiche, LeCroy Corporation Raj Kumar Nagpal, Synopsys, Inc. Mara Carvalho, Synopsys, Inc. And Booking Akira Nakada, Seiko Epson Corp. Kuochin Chang, OmniVision Technologies, Inc. Long Nguyen, Mixel, Inc. Min-Jie Chong, Keysight Technologies Inc. Jim Ohannes, National Semiconductor Laurent Claramond, STMicroelectronics **Upneet Pannu, NVIDIA** Kirill Dimitrov, SanDisk Corporation **Fig. 3** Joao Pereira, Synopsys, Inc. Keyur Diwan, Tektronix, Inc **Harold Perik, NXP Semiconductor** Harold Perik, NXP Semiconductor Dan Draper, Mindspeed Technologies, Inc. Tim Pontius, NXP Semiconductor Ken Drottar, Intel Corporation **Communist Construction** Duane Quiet, Intel Corporation Mahmoud El-Banna, Mixel, Inc. **Parthasarathy Raju, Tektronix, Inc.** Parthasarathy Raju, Tektronix, Inc. Michael Fleischer-Reumann, Keysight Technologies Inc. Ralf Gaisbauer, Toshiba Corporation Jim Rippie, IEEE-ISTO (staff) Ajay Garg, Synopsys, Inc. Ravindra Rudraraju, Intel Corporation Joaquim Gomes, Synopsys, Inc. Victor Sanchez-Rico, BitifEye Digital Test Solutions

Will Harris, Advanced Micro Devices, Inc. **Jose Sarmento, Synopsys, Inc.** Hiroaki Hayashi, Sony Corporation DC Sessions, NXP Semiconductor Ols Hidri, Silicon Line GmbH Sergio Silva, Synopsys Inc Ken Hunt, Micron Technology, Inc. **Bill Simms, NVIDIA** Henrik Icking, Intel Corporation Vikas Sinha, Texas Instruments Incorporated

Ahmed F. Aboulella, Mixel, Inc. Robert Johnson, IEEE-ISTO (staff) Bhupendra Ahuja, NVIDIA **Kiyoshi Kase, Freescale Semiconductor** Kiyoshi Kase, Freescale Semiconductor Incorporated Juha Rakkola, Nokia Corporation

GmbH Frederic Hasbani, STMicroelectronics Roland Scherzinger, Keysight Technologies Inc. Michael Herz, BlackBerry Limited Sridhar Shashidharan, Arasan Chip Systems, Inc.

> Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**

Copyright © 2007-2016 MIPI Alliance, Inc. All rights reserved. **Confidential**